#ifndef _df_1_7_SH_MASK_HEADER
#define _df_1_7_SH_MASK_HEADER
#define FabricConfigAccessControl__CfgRegInstAccEn__SHIFT …
#define FabricConfigAccessControl__CfgRegInstAccRegLock__SHIFT …
#define FabricConfigAccessControl__CfgRegInstID__SHIFT …
#define FabricConfigAccessControl__CfgRegInstAccEn_MASK …
#define FabricConfigAccessControl__CfgRegInstAccRegLock_MASK …
#define FabricConfigAccessControl__CfgRegInstID_MASK …
#define DF_PIE_AON0_DfGlobalClkGater__MGCGMode__SHIFT …
#define DF_PIE_AON0_DfGlobalClkGater__MGCGMode_MASK …
#define DF_CS_AON0_DramBaseAddress0__AddrRngVal__SHIFT …
#define DF_CS_AON0_DramBaseAddress0__LgcyMmioHoleEn__SHIFT …
#define DF_CS_AON0_DramBaseAddress0__IntLvNumChan__SHIFT …
#define DF_CS_AON0_DramBaseAddress0__IntLvAddrSel__SHIFT …
#define DF_CS_AON0_DramBaseAddress0__DramBaseAddr__SHIFT …
#define DF_CS_AON0_DramBaseAddress0__AddrRngVal_MASK …
#define DF_CS_AON0_DramBaseAddress0__LgcyMmioHoleEn_MASK …
#define DF_CS_AON0_DramBaseAddress0__IntLvNumChan_MASK …
#define DF_CS_AON0_DramBaseAddress0__IntLvAddrSel_MASK …
#define DF_CS_AON0_DramBaseAddress0__DramBaseAddr_MASK …
#define DF_CS_AON0_CoherentSlaveModeCtrlA0__ForceParWrRMW__SHIFT …
#define DF_CS_AON0_CoherentSlaveModeCtrlA0__ForceParWrRMW_MASK …
#endif