/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_X86_PROCESSOR_FLAGS_H #define _ASM_X86_PROCESSOR_FLAGS_H #include <uapi/asm/processor-flags.h> #include <linux/mem_encrypt.h> #ifdef CONFIG_VM86 #define X86_VM_MASK … #else #define X86_VM_MASK … #endif /* * CR3's layout varies depending on several things. * * If CR4.PCIDE is set (64-bit only), then CR3[11:0] is the address space ID. * If PAE is enabled, then CR3[11:5] is part of the PDPT address * (i.e. it's 32-byte aligned, not page-aligned) and CR3[4:0] is ignored. * Otherwise (non-PAE, non-PCID), CR3[3] is PWT, CR3[4] is PCD, and * CR3[2:0] and CR3[11:5] are ignored. * * In all cases, Linux puts zeros in the low ignored bits and in PWT and PCD. * * CR3[63] is always read as zero. If CR4.PCIDE is set, then CR3[63] may be * written as 1 to prevent the write to CR3 from flushing the TLB. * * On systems with SME, one bit (in a variable position!) is stolen to indicate * that the top-level paging structure is encrypted. * * On systemms with LAM, bits 61 and 62 are used to indicate LAM mode. * * All of the remaining bits indicate the physical address of the top-level * paging structure. * * CR3_ADDR_MASK is the mask used by read_cr3_pa(). */ #ifdef CONFIG_X86_64 /* Mask off the address space ID and SME encryption bits. */ #define CR3_ADDR_MASK … #define CR3_PCID_MASK … #define CR3_NOFLUSH … #else /* * CR3_ADDR_MASK needs at least bits 31:5 set on PAE systems, and we save * a tiny bit of code size by setting all the bits. */ #define CR3_ADDR_MASK … #define CR3_PCID_MASK … #define CR3_NOFLUSH … #endif #ifdef CONFIG_MITIGATION_PAGE_TABLE_ISOLATION #define X86_CR3_PTI_PCID_USER_BIT … #endif #endif /* _ASM_X86_PROCESSOR_FLAGS_H */
Codebase Browser
linux