// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Amlogic, Inc. All rights reserved.
*/
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/gpio/meson-s4-gpio.h>
#include <dt-bindings/clock/amlogic,s4-pll-clkc.h>
#include <dt-bindings/clock/amlogic,s4-peripherals-clkc.h>
#include <dt-bindings/power/meson-s4-power.h>
/ {
cpus {
#address-cells = <2>;
#size-cells = <0>;
cpu0: cpu@0 {
device_type = "cpu";
compatible = "arm,cortex-a35";
reg = <0x0 0x0>;
enable-method = "psci";
};
cpu1: cpu@1 {
device_type = "cpu";
compatible = "arm,cortex-a35";
reg = <0x0 0x1>;
enable-method = "psci";
};
cpu2: cpu@2 {
device_type = "cpu";
compatible = "arm,cortex-a35";
reg = <0x0 0x2>;
enable-method = "psci";
};
cpu3: cpu@3 {
device_type = "cpu";
compatible = "arm,cortex-a35";
reg = <0x0 0x3>;
enable-method = "psci";
};
};
timer {
compatible = "arm,armv8-timer";
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
};
psci {
compatible = "arm,psci-1.0";
method = "smc";
};
xtal: xtal-clk {
compatible = "fixed-clock";
clock-frequency = <24000000>;
clock-output-names = "xtal";
#clock-cells = <0>;
};
firmware {
sm: secure-monitor {
compatible = "amlogic,meson-gxbb-sm";
pwrc: power-controller {
compatible = "amlogic,meson-s4-pwrc";
#power-domain-cells = <1>;
};
};
};
soc {
compatible = "simple-bus";
#address-cells = <2>;
#size-cells = <2>;
ranges;
gic: interrupt-controller@fff01000 {
compatible = "arm,gic-400";
#interrupt-cells = <3>;
#address-cells = <0>;
interrupt-controller;
reg = <0x0 0xfff01000 0 0x1000>,
<0x0 0xfff02000 0 0x2000>,
<0x0 0xfff04000 0 0x2000>,
<0x0 0xfff06000 0 0x2000>;
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
};
apb4: bus@fe000000 {
compatible = "simple-bus";
reg = <0x0 0xfe000000 0x0 0x480000>;
#address-cells = <2>;
#size-cells = <2>;
ranges = <0x0 0x0 0x0 0xfe000000 0x0 0x480000>;
clkc_periphs: clock-controller@0 {
compatible = "amlogic,s4-peripherals-clkc";
reg = <0x0 0x0 0x0 0x49c>;
clocks = <&clkc_pll CLKID_FCLK_DIV2>,
<&clkc_pll CLKID_FCLK_DIV2P5>,
<&clkc_pll CLKID_FCLK_DIV3>,
<&clkc_pll CLKID_FCLK_DIV4>,
<&clkc_pll CLKID_FCLK_DIV5>,
<&clkc_pll CLKID_FCLK_DIV7>,
<&clkc_pll CLKID_HIFI_PLL>,
<&clkc_pll CLKID_GP0_PLL>,
<&clkc_pll CLKID_MPLL0>,
<&clkc_pll CLKID_MPLL1>,
<&clkc_pll CLKID_MPLL2>,
<&clkc_pll CLKID_MPLL3>,
<&clkc_pll CLKID_HDMI_PLL>,
<&xtal>;
clock-names = "fclk_div2", "fclk_div2p5", "fclk_div3",
"fclk_div4", "fclk_div5", "fclk_div7",
"hifi_pll", "gp0_pll", "mpll0", "mpll1",
"mpll2", "mpll3", "hdmi_pll", "xtal";
#clock-cells = <1>;
};
clkc_pll: clock-controller@8000 {
compatible = "amlogic,s4-pll-clkc";
reg = <0x0 0x8000 0x0 0x1e8>;
clocks = <&xtal>;
clock-names = "xtal";
#clock-cells = <1>;
};
watchdog@2100 {
compatible = "amlogic,s4-wdt", "amlogic,t7-wdt";
reg = <0x0 0x2100 0x0 0x10>;
clocks = <&xtal>;
};
periphs_pinctrl: pinctrl@4000 {
compatible = "amlogic,meson-s4-periphs-pinctrl";
#address-cells = <2>;
#size-cells = <2>;
ranges;
gpio: bank@4000 {
reg = <0x0 0x4000 0x0 0x004c>,
<0x0 0x40c0 0x0 0x0220>;
reg-names = "mux", "gpio";
gpio-controller;
#gpio-cells = <2>;
gpio-ranges = <&periphs_pinctrl 0 0 82>;
};
remote_pins: remote-pin {
mux {
groups = "remote_in";
function = "remote_in";
bias-disable;
};
};
i2c0_pins1: i2c0-pins1 {
mux {
groups = "i2c0_sda",
"i2c0_scl";
function = "i2c0";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c1_pins1: i2c1-pins1 {
mux {
groups = "i2c1_sda_c",
"i2c1_scl_c";
function = "i2c1";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c1_pins2: i2c1-pins2 {
mux {
groups = "i2c1_sda_d",
"i2c1_scl_d";
function = "i2c1";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c1_pins3: i2c1-pins3 {
mux {
groups = "i2c1_sda_h",
"i2c1_scl_h";
function = "i2c1";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c1_pins4: i2c1-pins4 {
mux {
groups = "i2c1_sda_x",
"i2c1_scl_x";
function = "i2c1";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c2_pins1: i2c2-pins1 {
mux {
groups = "i2c2_sda_d",
"i2c2_scl_d";
function = "i2c2";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c2_pins2: i2c2-pins2 {
mux {
groups = "i2c2_sda_h8",
"i2c2_scl_h9";
function = "i2c2";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c2_pins3: i2c2-pins3 {
mux {
groups = "i2c2_sda_h0",
"i2c2_scl_h1";
function = "i2c2";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c3_pins1: i2c3-pins1 {
mux {
groups = "i2c3_sda_x",
"i2c3_scl_x";
function = "i2c3";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c3_pins2: i2c3-pins2 {
mux {
groups = "i2c3_sda_z",
"i2c3_scl_z";
function = "i2c3";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c4_pins1: i2c4-pins1 {
mux {
groups = "i2c4_sda_c",
"i2c4_scl_c";
function = "i2c4";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c4_pins2: i2c4-pins2 {
mux {
groups = "i2c4_sda_d",
"i2c4_scl_d";
function = "i2c4";
drive-strength-microamp = <3000>;
bias-disable;
};
};
i2c4_pins3: i2c4-pins3 {
mux {
groups = "i2c4_sda_z",
"i2c4_scl_z";
function = "i2c4";
drive-strength-microamp = <3000>;
bias-disable;
};
};
nand_pins: nand-pins {
mux {
groups = "emmc_nand_d0",
"emmc_nand_d1",
"emmc_nand_d2",
"emmc_nand_d3",
"emmc_nand_d4",
"emmc_nand_d5",
"emmc_nand_d6",
"emmc_nand_d7",
"nand_ce0",
"nand_ale",
"nand_cle",
"nand_wen_clk",
"nand_ren_wr";
function = "nand";
input-enable;
};
};
pwm_a_pins1: pwm-a-pins1 {
mux {
groups = "pwm_a_d";
function = "pwm_a";
};
};
pwm_a_pins2: pwm-a-pins2 {
mux {
groups = "pwm_a_x";
function = "pwm_a";
};
};
pwm_b_pins1: pwm-b-pins1 {
mux {
groups = "pwm_b_d";
function = "pwm_b";
};
};
pwm_b_pins2: pwm-b-pins2 {
mux {
groups = "pwm_b_x";
function = "pwm_b";
};
};
pwm_c_pins1: pwm-c-pins1 {
mux {
groups = "pwm_c_d";
function = "pwm_c";
};
};
pwm_c_pins2: pwm-c-pins2 {
mux {
groups = "pwm_c_x";
function = "pwm_c";
};
};
pwm_d_pins1: pwm-d-pins1 {
mux {
groups = "pwm_d_d";
function = "pwm_d";
};
};
pwm_d_pins2: pwm-d-pins2 {
mux {
groups = "pwm_d_h";
function = "pwm_d";
};
};
pwm_e_pins1: pwm-e-pins1 {
mux {
groups = "pwm_e_x";
function = "pwm_e";
};
};
pwm_e_pins2: pwm-e-pins2 {
mux {
groups = "pwm_e_z";
function = "pwm_e";
};
};
pwm_f_pins1: pwm-f-pins1 {
mux {
groups = "pwm_f_x";
function = "pwm_f";
};
};
pwm_f_pins2: pwm-f-pins2 {
mux {
groups = "pwm_f_z";
function = "pwm_f";
};
};
pwm_g_pins1: pwm-g-pins1 {
mux {
groups = "pwm_g_d";
function = "pwm_g";
};
};
pwm_g_pins2: pwm-g-pins2 {
mux {
groups = "pwm_g_z";
function = "pwm_g";
};
};
pwm_h_pins: pwm-h-pins {
mux {
groups = "pwm_h";
function = "pwm_h";
};
};
pwm_i_pins1: pwm-i-pins1 {
mux {
groups = "pwm_i_d";
function = "pwm_i";
};
};
pwm_i_pins2: pwm-i-pins2 {
mux {
groups = "pwm_i_h";
function = "pwm_i";
};
};
pwm_j_pins: pwm-j-pins {
mux {
groups = "pwm_j";
function = "pwm_j";
};
};
pwm_a_hiz_pins: pwm-a-hiz-pins {
mux {
groups = "pwm_a_hiz";
function = "pwm_a_hiz";
};
};
pwm_b_hiz_pins: pwm-b-hiz-pins {
mux {
groups = "pwm_b_hiz";
function = "pwm_b_hiz";
};
};
pwm_c_hiz_pins: pwm-c-hiz-pins {
mux {
groups = "pwm_c_hiz";
function = "pwm_c_hiz";
};
};
pwm_g_hiz_pins: pwm-g-hiz-pins {
mux {
groups = "pwm_g_hiz";
function = "pwm_g_hiz";
};
};
spicc0_pins_x: spicc0-pins_x {
mux {
groups = "spi_a_mosi_x",
"spi_a_miso_x",
"spi_a_clk_x";
function = "spi_a";
drive-strength-microamp = <3000>;
};
};
spicc0_pins_h: spicc0-pins-h {
mux {
groups = "spi_a_mosi_h",
"spi_a_miso_h",
"spi_a_clk_h";
function = "spi_a";
drive-strength-microamp = <3000>;
};
};
spicc0_pins_z: spicc0-pins-z {
mux {
groups = "spi_a_mosi_z",
"spi_a_miso_z",
"spi_a_clk_z";
function = "spi_a";
drive-strength-microamp = <3000>;
};
};
};
gpio_intc: interrupt-controller@4080 {
compatible = "amlogic,meson-s4-gpio-intc",
"amlogic,meson-gpio-intc";
reg = <0x0 0x4080 0x0 0x20>;
interrupt-controller;
#interrupt-cells = <2>;
amlogic,channel-interrupts =
<10 11 12 13 14 15 16 17 18 19 20 21>;
};
eth_phy: mdio-multiplexer@28000 {
compatible = "amlogic,g12a-mdio-mux";
reg = <0x0 0x28000 0x0 0xa4>;
#address-cells = <1>;
#size-cells = <0>;
clocks = <&clkc_periphs CLKID_ETHPHY>,
<&xtal>,
<&clkc_pll CLKID_MPLL_50M>;
clock-names = "pclk", "clkin0", "clkin1";
mdio-parent-bus = <&mdio0>;
ext_mdio: mdio@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
};
int_mdio: mdio@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
internal_ephy: ethernet-phy@8 {
compatible = "ethernet-phy-id0180.3301",
"ethernet-phy-ieee802.3-c22";
interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
reg = <8>;
max-speed = <100>;
};
};
};
spicc0: spi@50000 {
compatible = "amlogic,meson-g12a-spicc";
reg = <0x0 0x50000 0x0 0x44>;
interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clkc_periphs CLKID_SPICC0>,
<&clkc_periphs CLKID_SPICC0_EN>;
clock-names = "core", "pclk";
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
pwm_ab: pwm@58000 {
compatible = "amlogic,meson-s4-pwm";
reg = <0x0 0x58000 0x0 0x24>;
clocks = <&clkc_periphs CLKID_PWM_A>,
<&clkc_periphs CLKID_PWM_B>;
#pwm-cells = <3>;
status = "disabled";
};
pwm_cd: pwm@5a000 {
compatible = "amlogic,meson-s4-pwm";
reg = <0x0 0x5a000 0x0 0x24>;
clocks = <&clkc_periphs CLKID_PWM_C>,
<&clkc_periphs CLKID_PWM_D>;
#pwm-cells = <3>;
status = "disabled";
};
pwm_ef: pwm@5c000 {
compatible = "amlogic,meson-s4-pwm";
reg = <0x0 0x5c000 0x0 0x24>;
clocks = <&clkc_periphs CLKID_PWM_E>,
<&clkc_periphs CLKID_PWM_F>;
#pwm-cells = <3>;
status = "disabled";
};
pwm_gh: pwm@5e000 {
compatible = "amlogic,meson-s4-pwm";
reg = <0x0 0x5e000 0x0 0x24>;
clocks = <&clkc_periphs CLKID_PWM_G>,
<&clkc_periphs CLKID_PWM_H>;
#pwm-cells = <3>;
status = "disabled";
};
pwm_ij: pwm@60000 {
compatible = "amlogic,meson-s4-pwm";
reg = <0x0 0x60000 0x0 0x24>;
clocks = <&clkc_periphs CLKID_PWM_I>,
<&clkc_periphs CLKID_PWM_J>;
#pwm-cells = <3>;
status = "disabled";
};
i2c0: i2c@66000 {
compatible = "amlogic,meson-axg-i2c";
reg = <0x0 0x66000 0x0 0x20>;
interrupts = <GIC_SPI 160 IRQ_TYPE_EDGE_RISING>;
clocks = <&clkc_periphs CLKID_I2C_M_A>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
i2c1: i2c@68000 {
compatible = "amlogic,meson-axg-i2c";
reg = <0x0 0x68000 0x0 0x20>;
interrupts = <GIC_SPI 161 IRQ_TYPE_EDGE_RISING>;
clocks = <&clkc_periphs CLKID_I2C_M_B>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
i2c2: i2c@6a000 {
compatible = "amlogic,meson-axg-i2c";
reg = <0x0 0x6a000 0x0 0x20>;
interrupts = <GIC_SPI 162 IRQ_TYPE_EDGE_RISING>;
clocks = <&clkc_periphs CLKID_I2C_M_C>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
i2c3: i2c@6c000 {
compatible = "amlogic,meson-axg-i2c";
reg = <0x0 0x6c000 0x0 0x20>;
interrupts = <GIC_SPI 163 IRQ_TYPE_EDGE_RISING>;
clocks = <&clkc_periphs CLKID_I2C_M_D>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
i2c4: i2c@6e000 {
compatible = "amlogic,meson-axg-i2c";
reg = <0x0 0x6e000 0x0 0x20>;
interrupts = <GIC_SPI 164 IRQ_TYPE_EDGE_RISING>;
clocks = <&clkc_periphs CLKID_I2C_M_E>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
nand: nand-controller@8c800 {
compatible = "amlogic,meson-axg-nfc";
reg = <0x0 0x8c800 0x0 0x100>, <0x0 0x8c000 0x0 0x4>;
reg-names = "nfc", "emmc";
interrupts = <GIC_SPI 175 IRQ_TYPE_EDGE_RISING>;
clocks = <&clkc_periphs CLKID_SD_EMMC_C>,
<&clkc_pll CLKID_FCLK_DIV2>;
clock-names = "core", "device";
status = "disabled";
};
uart_b: serial@7a000 {
compatible = "amlogic,meson-s4-uart",
"amlogic,meson-ao-uart";
reg = <0x0 0x7a000 0x0 0x18>;
interrupts = <GIC_SPI 169 IRQ_TYPE_EDGE_RISING>;
clocks = <&xtal>, <&clkc_periphs CLKID_UART_B>, <&xtal>;
clock-names = "xtal", "pclk", "baud";
status = "disabled";
};
reset: reset-controller@2000 {
compatible = "amlogic,meson-s4-reset";
reg = <0x0 0x2000 0x0 0x98>;
#reset-cells = <1>;
};
ir: ir@84040 {
compatible = "amlogic,meson-s4-ir";
reg = <0x0 0x84040 0x0 0x30>;
interrupts = <GIC_SPI 22 IRQ_TYPE_EDGE_RISING>;
status = "disabled";
};
hwrng: rng@440788 {
compatible = "amlogic,meson-s4-rng";
reg = <0x0 0x440788 0x0 0x0c>;
};
};
ethmac: ethernet@fdc00000 {
compatible = "amlogic,meson-axg-dwmac",
"snps,dwmac-3.70a",
"snps,dwmac";
reg = <0x0 0xfdc00000 0x0 0x10000>,
<0x0 0xfe024000 0x0 0x8>;
interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "macirq";
power-domains = <&pwrc PWRC_S4_ETH_ID>;
clocks = <&clkc_periphs CLKID_ETH>,
<&clkc_pll CLKID_FCLK_DIV2>,
<&clkc_pll CLKID_MPLL2>;
clock-names = "stmmaceth", "clkin0", "clkin1";
rx-fifo-depth = <4096>;
tx-fifo-depth = <2048>;
status = "disabled";
mdio0: mdio {
#address-cells = <1>;
#size-cells = <0>;
compatible = "snps,dwmac-mdio";
};
};
};
};
Codebase Browser
linux