#ifndef __MMSCH_V4_0_H__
#define __MMSCH_V4_0_H__
#include "amdgpu_vcn.h"
#define MMSCH_VERSION_MAJOR …
#define MMSCH_VERSION_MINOR …
#define MMSCH_VERSION …
#define RB_ENABLED …
#define RB4_ENABLED …
#define MMSCH_VF_ENGINE_STATUS__PASS …
#define MMSCH_VF_MAILBOX_RESP__OK …
#define MMSCH_VF_MAILBOX_RESP__INCOMPLETE …
#define MMSCH_VF_MAILBOX_RESP__FAILED …
#define MMSCH_VF_MAILBOX_RESP__FAILED_SMALL_CTX_SIZE …
#define MMSCH_VF_MAILBOX_RESP__UNKNOWN_CMD …
#define MMSCH_V4_0_VCN_INSTANCES …
enum mmsch_v4_0_command_type { … };
struct mmsch_v4_0_table_info { … };
struct mmsch_v4_0_init_header { … };
struct mmsch_v4_0_cmd_direct_reg_header { … };
struct mmsch_v4_0_cmd_indirect_reg_header { … };
struct mmsch_v4_0_cmd_direct_write { … };
struct mmsch_v4_0_cmd_direct_read_modify_write { … };
struct mmsch_v4_0_cmd_direct_polling { … };
struct mmsch_v4_0_cmd_end { … };
struct mmsch_v4_0_cmd_indirect_write { … };
#define MMSCH_V4_0_INSERT_DIRECT_RD_MOD_WT(reg, mask, data) …
#define MMSCH_V4_0_INSERT_DIRECT_WT(reg, value) …
#define MMSCH_V4_0_INSERT_DIRECT_POLL(reg, mask, wait) …
#define MMSCH_V4_0_INSERT_END() …
#endif