linux/drivers/gpu/drm/amd/display/dmub/src/dmub_dcn35.h

/*
 * Copyright 2022 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */

#ifndef _DMUB_DCN35_H_
#define _DMUB_DCN35_H_

#include "dmub_dcn31.h"

struct dmub_srv;

/* DCN35 register definitions. */

#define DMUB_DCN35_REGS() …

#define DMUB_DCN35_FIELDS() …

struct dmub_srv_dcn35_reg_offset { … };

struct dmub_srv_dcn35_reg_shift { … };

struct dmub_srv_dcn35_reg_mask { … };

struct dmub_srv_dcn35_regs { … };

/* Hardware functions. */


void dmub_dcn35_init(struct dmub_srv *dmub);

void dmub_dcn35_reset(struct dmub_srv *dmub);

void dmub_dcn35_reset_release(struct dmub_srv *dmub);

void dmub_dcn35_backdoor_load(struct dmub_srv *dmub,
			      const struct dmub_window *cw0,
			      const struct dmub_window *cw1);

void dmub_dcn35_backdoor_load_zfb_mode(struct dmub_srv *dmub,
				       const struct dmub_window *cw0,
				       const struct dmub_window *cw1);

void dmub_dcn35_setup_windows(struct dmub_srv *dmub,
			      const struct dmub_window *cw2,
			      const struct dmub_window *cw3,
			      const struct dmub_window *cw4,
			      const struct dmub_window *cw5,
			      const struct dmub_window *cw6,
			      const struct dmub_window *region6);

void dmub_dcn35_setup_mailbox(struct dmub_srv *dmub,
			      const struct dmub_region *inbox1);

uint32_t dmub_dcn35_get_inbox1_wptr(struct dmub_srv *dmub);

uint32_t dmub_dcn35_get_inbox1_rptr(struct dmub_srv *dmub);

void dmub_dcn35_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset);

void dmub_dcn35_setup_out_mailbox(struct dmub_srv *dmub,
			      const struct dmub_region *outbox1);

uint32_t dmub_dcn35_get_outbox1_wptr(struct dmub_srv *dmub);

void dmub_dcn35_set_outbox1_rptr(struct dmub_srv *dmub, uint32_t rptr_offset);

bool dmub_dcn35_is_hw_init(struct dmub_srv *dmub);

bool dmub_dcn35_is_supported(struct dmub_srv *dmub);

void dmub_dcn35_set_gpint(struct dmub_srv *dmub,
			  union dmub_gpint_data_register reg);

bool dmub_dcn35_is_gpint_acked(struct dmub_srv *dmub,
			       union dmub_gpint_data_register reg);

uint32_t dmub_dcn35_get_gpint_response(struct dmub_srv *dmub);

uint32_t dmub_dcn35_get_gpint_dataout(struct dmub_srv *dmub);

void dmub_dcn35_enable_dmub_boot_options(struct dmub_srv *dmub, const struct dmub_srv_hw_params *params);

void dmub_dcn35_skip_dmub_panel_power_sequence(struct dmub_srv *dmub, bool skip);

union dmub_fw_boot_status dmub_dcn35_get_fw_boot_status(struct dmub_srv *dmub);

union dmub_fw_boot_options dmub_dcn35_get_fw_boot_option(struct dmub_srv *dmub);

void dmub_dcn35_setup_outbox0(struct dmub_srv *dmub,
			      const struct dmub_region *outbox0);

uint32_t dmub_dcn35_get_outbox0_wptr(struct dmub_srv *dmub);

void dmub_dcn35_set_outbox0_rptr(struct dmub_srv *dmub, uint32_t rptr_offset);

uint32_t dmub_dcn35_get_current_time(struct dmub_srv *dmub);

void dmub_dcn35_get_diagnostic_data(struct dmub_srv *dmub, struct dmub_diagnostic_data *diag_data);

void dmub_dcn35_configure_dmub_in_system_memory(struct dmub_srv *dmub);

void dmub_dcn35_send_inbox0_cmd(struct dmub_srv *dmub, union dmub_inbox0_data_register data);

void dmub_dcn35_clear_inbox0_ack_register(struct dmub_srv *dmub);

uint32_t dmub_dcn35_read_inbox0_ack_register(struct dmub_srv *dmub);

bool dmub_dcn35_should_detect(struct dmub_srv *dmub);

bool dmub_dcn35_is_hw_powered_up(struct dmub_srv *dmub);

void dmub_srv_dcn35_regs_init(struct dmub_srv *dmub, struct dc_context *ctx);

#endif /* _DMUB_DCN35_H_ */