linux/drivers/cxl/cxlpci.h

/* SPDX-License-Identifier: GPL-2.0-only */
/* Copyright(c) 2020 Intel Corporation. All rights reserved. */
#ifndef __CXL_PCI_H__
#define __CXL_PCI_H__
#include <linux/pci.h>
#include "cxl.h"

#define CXL_MEMORY_PROGIF

/*
 * See section 8.1 Configuration Space Registers in the CXL 2.0
 * Specification. Names are taken straight from the specification with "CXL" and
 * "DVSEC" redundancies removed. When obvious, abbreviations may be used.
 */
#define PCI_DVSEC_HEADER1_LENGTH_MASK

/* CXL 2.0 8.1.3: PCIe DVSEC for CXL Device */
#define CXL_DVSEC_PCIE_DEVICE
#define CXL_DVSEC_CAP_OFFSET
#define CXL_DVSEC_MEM_CAPABLE
#define CXL_DVSEC_HDM_COUNT_MASK
#define CXL_DVSEC_CTRL_OFFSET
#define CXL_DVSEC_MEM_ENABLE
#define CXL_DVSEC_RANGE_SIZE_HIGH(i)
#define CXL_DVSEC_RANGE_SIZE_LOW(i)
#define CXL_DVSEC_MEM_INFO_VALID
#define CXL_DVSEC_MEM_ACTIVE
#define CXL_DVSEC_MEM_SIZE_LOW_MASK
#define CXL_DVSEC_RANGE_BASE_HIGH(i)
#define CXL_DVSEC_RANGE_BASE_LOW(i)
#define CXL_DVSEC_MEM_BASE_LOW_MASK

#define CXL_DVSEC_RANGE_MAX

/* CXL 2.0 8.1.4: Non-CXL Function Map DVSEC */
#define CXL_DVSEC_FUNCTION_MAP

/* CXL 2.0 8.1.5: CXL 2.0 Extensions DVSEC for Ports */
#define CXL_DVSEC_PORT_EXTENSIONS

/* CXL 2.0 8.1.6: GPF DVSEC for CXL Port */
#define CXL_DVSEC_PORT_GPF

/* CXL 2.0 8.1.7: GPF DVSEC for CXL Device */
#define CXL_DVSEC_DEVICE_GPF

/* CXL 2.0 8.1.8: PCIe DVSEC for Flex Bus Port */
#define CXL_DVSEC_PCIE_FLEXBUS_PORT

/* CXL 2.0 8.1.9: Register Locator DVSEC */
#define CXL_DVSEC_REG_LOCATOR
#define CXL_DVSEC_REG_LOCATOR_BLOCK1_OFFSET
#define CXL_DVSEC_REG_LOCATOR_BIR_MASK
#define CXL_DVSEC_REG_LOCATOR_BLOCK_ID_MASK
#define CXL_DVSEC_REG_LOCATOR_BLOCK_OFF_LOW_MASK

/*
 * NOTE: Currently all the functions which are enabled for CXL require their
 * vectors to be in the first 16.  Use this as the default max.
 */
#define CXL_PCI_DEFAULT_MAX_VECTORS

/* Register Block Identifier (RBI) */
enum cxl_regloc_type {};

/*
 * Table Access DOE, CDAT Read Entry Response
 *
 * Spec refs:
 *
 * CXL 3.1 8.1.11, Table 8-14: Read Entry Response
 * CDAT Specification 1.03: 2 CDAT Data Structures
 */

struct cdat_header {} __packed;

struct cdat_entry_header {} __packed;

/*
 * The DOE CDAT read response contains a CDAT read entry (either the
 * CDAT header or a structure).
 */
cdat_data __packed;

/* There is an additional CDAT response header of 4 bytes. */
struct cdat_doe_rsp {} __packed;

/*
 * CXL v3.0 6.2.3 Table 6-4
 * The table indicates that if PCIe Flit Mode is set, then CXL is in 256B flits
 * mode, otherwise it's 68B flits mode.
 */
static inline bool cxl_pci_flit_256(struct pci_dev *pdev)
{}

int devm_cxl_port_enumerate_dports(struct cxl_port *port);
struct cxl_dev_state;
int cxl_hdm_decode_init(struct cxl_dev_state *cxlds, struct cxl_hdm *cxlhdm,
			struct cxl_endpoint_dvsec_info *info);
void read_cdat_data(struct cxl_port *port);
void cxl_cor_error_detected(struct pci_dev *pdev);
pci_ers_result_t cxl_error_detected(struct pci_dev *pdev,
				    pci_channel_state_t state);
#endif /* __CXL_PCI_H__ */