/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */ /* * Wave5 series multi-standard codec IP - wave5 register definitions * * Copyright (C) 2021-2023 CHIPS&MEDIA INC */ #ifndef __WAVE5_REGISTER_DEFINE_H__ #define __WAVE5_REGISTER_DEFINE_H__ enum W5_VPU_COMMAND { … }; enum query_opt { … }; #define W5_REG_BASE … #define W5_CMD_REG_BASE … #define W5_CMD_REG_END … /* * COMMON * * ---- * * Power on configuration * PO_DEBUG_MODE [0] 1 - power on with debug mode * USE_PO_CONF [3] 1 - use power-on-configuration */ #define W5_PO_CONF … #define W5_VCPU_CUR_PC … #define W5_VCPU_CUR_LR … #define W5_VPU_PDBG_STEP_MASK_V … #define W5_VPU_PDBG_CTRL … #define W5_VPU_PDBG_IDX_REG … #define W5_VPU_PDBG_WDATA_REG … #define W5_VPU_PDBG_RDATA_REG … #define W5_VPU_FIO_CTRL_ADDR … #define W5_VPU_FIO_DATA … #define W5_VPU_VINT_REASON_USR … #define W5_VPU_VINT_REASON_CLR … #define W5_VPU_HOST_INT_REQ … #define W5_VPU_VINT_CLEAR … #define W5_VPU_HINT_CLEAR … #define W5_VPU_VPU_INT_STS … #define W5_VPU_VINT_ENABLE … #define W5_VPU_VINT_REASON … #define W5_VPU_RESET_REQ … #define W5_RST_BLOCK_CCLK(_core) … #define W5_RST_BLOCK_CCLK_ALL … #define W5_RST_BLOCK_BCLK(_core) … #define W5_RST_BLOCK_BCLK_ALL … #define W5_RST_BLOCK_ACLK(_core) … #define W5_RST_BLOCK_ACLK_ALL … #define W5_RST_BLOCK_VCPU_ALL … #define W5_RST_BLOCK_ALL … #define W5_VPU_RESET_STATUS … #define W5_VCPU_RESTART … #define W5_VPU_CLK_MASK … /* REMAP_CTRL * PAGE SIZE: [8:0] 0x001 - 4K * 0x002 - 8K * 0x004 - 16K * ... * 0x100 - 1M * REGION ATTR1 [10] 0 - normal * 1 - make bus error for the region * REGION ATTR2 [11] 0 - normal * 1 - bypass region * REMAP INDEX [15:12] - 0 ~ 3 * ENDIAN [19:16] - NOTE: Currently not supported in this driver * AXI-ID [23:20] - upper AXI-ID * BUS_ERROR [29] 0 - bypass * 1 - make BUS_ERROR for unmapped region * BYPASS_ALL [30] 1 - bypass all * ENABLE [31] 1 - update control register[30:16] */ #define W5_VPU_REMAP_CTRL … #define W5_VPU_REMAP_VADDR … #define W5_VPU_REMAP_PADDR … #define W5_VPU_REMAP_CORE_START … #define W5_VPU_BUSY_STATUS … #define W5_VPU_HALT_STATUS … #define W5_VPU_VCPU_STATUS … #define W5_VPU_RET_PRODUCT_VERSION … /* * assign vpu_config0 = {conf_map_converter_reg, // [31] * conf_map_converter_sig, // [30] * 8'd0, // [29:22] * conf_std_switch_en, // [21] * conf_bg_detect, // [20] * conf_3dnr_en, // [19] * conf_one_axi_en, // [18] * conf_sec_axi_en, // [17] * conf_bus_info, // [16] * conf_afbc_en, // [15] * conf_afbc_version_id, // [14:12] * conf_fbc_en, // [11] * conf_fbc_version_id, // [10:08] * conf_scaler_en, // [07] * conf_scaler_version_id, // [06:04] * conf_bwb_en, // [03] * 3'd0}; // [02:00] */ #define W5_VPU_RET_VPU_CONFIG0 … /* * assign vpu_config1 = {4'd0, // [31:28] * conf_perf_timer_en, // [27] * conf_multi_core_en, // [26] * conf_gcu_en, // [25] * conf_cu_report, // [24] * 4'd0, // [23:20] * conf_vcore_id_3, // [19] * conf_vcore_id_2, // [18] * conf_vcore_id_1, // [17] * conf_vcore_id_0, // [16] * conf_bwb_opt, // [15] * 7'd0, // [14:08] * conf_cod_std_en_reserved_7, // [7] * conf_cod_std_en_reserved_6, // [6] * conf_cod_std_en_reserved_5, // [5] * conf_cod_std_en_reserved_4, // [4] * conf_cod_std_en_reserved_3, // [3] * conf_cod_std_en_reserved_2, // [2] * conf_cod_std_en_vp9, // [1] * conf_cod_std_en_hevc}; // [0] * } */ #define W5_VPU_RET_VPU_CONFIG1 … #define W5_VPU_DBG_REG0 … #define W5_VPU_DBG_REG1 … #define W5_VPU_DBG_REG2 … #define W5_VPU_DBG_REG3 … /************************************************************************/ /* PRODUCT INFORMATION */ /************************************************************************/ #define W5_PRODUCT_NAME … #define W5_PRODUCT_NUMBER … /************************************************************************/ /* DECODER/ENCODER COMMON */ /************************************************************************/ #define W5_COMMAND … #define W5_COMMAND_OPTION … #define W5_QUERY_OPTION … #define W5_RET_SUCCESS … #define W5_RET_FAIL_REASON … #define W5_RET_QUEUE_FAIL_REASON … #define W5_CMD_INSTANCE_INFO … #define W5_RET_QUEUE_STATUS … #define W5_RET_BS_EMPTY_INST … #define W5_RET_QUEUE_CMD_DONE_INST … #define W5_RET_STAGE0_INSTANCE_INFO … #define W5_RET_STAGE1_INSTANCE_INFO … #define W5_RET_STAGE2_INSTANCE_INFO … #define W5_RET_SEQ_DONE_INSTANCE_INFO … #define W5_BS_OPTION … /* return info when QUERY (GET_RESULT) for en/decoder */ #define W5_RET_VLC_BUF_SIZE … /* return info when QUERY (GET_RESULT) for en/decoder */ #define W5_RET_PARAM_BUF_SIZE … /* set when SET_FB for en/decoder */ #define W5_CMD_SET_FB_ADDR_TASK_BUF … #define W5_CMD_SET_FB_TASK_BUF_SIZE … /************************************************************************/ /* INIT_VPU - COMMON */ /************************************************************************/ /* note: W5_ADDR_CODE_BASE should be aligned to 4KB */ #define W5_ADDR_CODE_BASE … #define W5_CODE_SIZE … #define W5_CODE_PARAM … #define W5_ADDR_TEMP_BASE … #define W5_TEMP_SIZE … #define W5_HW_OPTION … #define W5_CMD_INIT_NUM_TASK_BUF … #define W5_CMD_INIT_ADDR_TASK_BUF0 … #define W5_CMD_INIT_TASK_BUF_SIZE … #define W5_SEC_AXI_PARAM … /************************************************************************/ /* CREATE_INSTANCE - COMMON */ /************************************************************************/ #define W5_ADDR_WORK_BASE … #define W5_WORK_SIZE … #define W5_CMD_DEC_BS_START_ADDR … #define W5_CMD_DEC_BS_SIZE … #define W5_CMD_BS_PARAM … #define W5_CMD_ADDR_SEC_AXI … #define W515_CMD_ADDR_SEC_AXI … #define W5_CMD_SEC_AXI_SIZE … #define W515_CMD_SEC_AXI_SIZE … #define W5_CMD_EXT_ADDR … #define W5_CMD_NUM_CQ_DEPTH_M1 … #define W5_CMD_ERR_CONCEAL … /************************************************************************/ /* DECODER - INIT_SEQ */ /************************************************************************/ #define W5_BS_RD_PTR … #define W5_BS_WR_PTR … /************************************************************************/ /* SET_FRAME_BUF */ /************************************************************************/ /* SET_FB_OPTION 0x00 REGISTER FRAMEBUFFERS * 0x01 UPDATE FRAMEBUFFER, just one framebuffer(linear, fbc and mvcol) */ #define W5_SFB_OPTION … #define W5_COMMON_PIC_INFO … #define W5_PIC_SIZE … #define W5_SET_FB_NUM … #define W5_EXTRA_PIC_INFO … #define W5_ADDR_LUMA_BASE0 … #define W5_ADDR_CB_BASE0 … #define W5_ADDR_CR_BASE0 … /* compression offset table for luma */ #define W5_ADDR_FBC_Y_OFFSET0 … /* compression offset table for chroma */ #define W5_ADDR_FBC_C_OFFSET0 … #define W5_ADDR_LUMA_BASE1 … #define W5_ADDR_CB_ADDR1 … #define W5_ADDR_CR_ADDR1 … /* compression offset table for luma */ #define W5_ADDR_FBC_Y_OFFSET1 … /* compression offset table for chroma */ #define W5_ADDR_FBC_C_OFFSET1 … #define W5_ADDR_LUMA_BASE2 … #define W5_ADDR_CB_ADDR2 … #define W5_ADDR_CR_ADDR2 … /* compression offset table for luma */ #define W5_ADDR_FBC_Y_OFFSET2 … /* compression offset table for chroma */ #define W5_ADDR_FBC_C_OFFSET2 … #define W5_ADDR_LUMA_BASE3 … #define W5_ADDR_CB_ADDR3 … #define W5_ADDR_CR_ADDR3 … /* compression offset table for luma */ #define W5_ADDR_FBC_Y_OFFSET3 … /* compression offset table for chroma */ #define W5_ADDR_FBC_C_OFFSET3 … #define W5_ADDR_LUMA_BASE4 … #define W5_ADDR_CB_ADDR4 … #define W5_ADDR_CR_ADDR4 … /* compression offset table for luma */ #define W5_ADDR_FBC_Y_OFFSET4 … /* compression offset table for chroma */ #define W5_ADDR_FBC_C_OFFSET4 … #define W5_ADDR_LUMA_BASE5 … #define W5_ADDR_CB_ADDR5 … #define W5_ADDR_CR_ADDR5 … /* compression offset table for luma */ #define W5_ADDR_FBC_Y_OFFSET5 … /* compression offset table for chroma */ #define W5_ADDR_FBC_C_OFFSET5 … #define W5_ADDR_LUMA_BASE6 … #define W5_ADDR_CB_ADDR6 … #define W5_ADDR_CR_ADDR6 … /* compression offset table for luma */ #define W5_ADDR_FBC_Y_OFFSET6 … /* compression offset table for chroma */ #define W5_ADDR_FBC_C_OFFSET6 … #define W5_ADDR_LUMA_BASE7 … #define W5_ADDR_CB_ADDR7 … #define W5_ADDR_CR_ADDR7 … /* compression offset table for luma */ #define W5_ADDR_FBC_Y_OFFSET7 … /* compression offset table for chroma */ #define W5_ADDR_FBC_C_OFFSET7 … #define W5_ADDR_MV_COL0 … #define W5_ADDR_MV_COL1 … #define W5_ADDR_MV_COL2 … #define W5_ADDR_MV_COL3 … #define W5_ADDR_MV_COL4 … #define W5_ADDR_MV_COL5 … #define W5_ADDR_MV_COL6 … #define W5_ADDR_MV_COL7 … /* UPDATE_FB */ /* CMD_SET_FB_STRIDE [15:0] - FBC framebuffer stride * [31:15] - linear framebuffer stride */ #define W5_CMD_SET_FB_STRIDE … #define W5_CMD_SET_FB_INDEX … #define W5_ADDR_LUMA_BASE … #define W5_ADDR_CB_BASE … #define W5_ADDR_CR_BASE … #define W5_ADDR_MV_COL … #define W5_ADDR_FBC_Y_BASE … #define W5_ADDR_FBC_C_BASE … #define W5_ADDR_FBC_Y_OFFSET … #define W5_ADDR_FBC_C_OFFSET … /************************************************************************/ /* DECODER - DEC_PIC */ /************************************************************************/ #define W5_CMD_DEC_VCORE_INFO … /* sequence change enable mask register * CMD_SEQ_CHANGE_ENABLE_FLAG [5] profile_idc * [16] pic_width/height_in_luma_sample * [19] sps_max_dec_pic_buffering, max_num_reorder, max_latency_increase */ #define W5_CMD_SEQ_CHANGE_ENABLE_FLAG … #define W5_CMD_DEC_USER_MASK … #define W5_CMD_DEC_TEMPORAL_ID_PLUS1 … #define W5_CMD_DEC_FORCE_FB_LATENCY_PLUS1 … #define W5_USE_SEC_AXI … /************************************************************************/ /* DECODER - QUERY : GET_VPU_INFO */ /************************************************************************/ #define W5_RET_FW_VERSION … #define W5_RET_PRODUCT_NAME … #define W5_RET_PRODUCT_VERSION … #define W5_RET_STD_DEF0 … #define W5_RET_STD_DEF1 … #define W5_RET_CONF_FEATURE … #define W5_RET_CONF_DATE … #define W5_RET_CONF_REVISION … #define W5_RET_CONF_TYPE … #define W5_RET_PRODUCT_ID … #define W5_RET_CUSTOMER_ID … /************************************************************************/ /* DECODER - QUERY : GET_RESULT */ /************************************************************************/ #define W5_CMD_DEC_ADDR_REPORT_BASE … #define W5_CMD_DEC_REPORT_SIZE … #define W5_CMD_DEC_REPORT_PARAM … #define W5_RET_DEC_BS_RD_PTR … #define W5_RET_DEC_SEQ_PARAM … #define W5_RET_DEC_COLOR_SAMPLE_INFO … #define W5_RET_DEC_ASPECT_RATIO … #define W5_RET_DEC_BIT_RATE … #define W5_RET_DEC_FRAME_RATE_NR … #define W5_RET_DEC_FRAME_RATE_DR … #define W5_RET_DEC_NUM_REQUIRED_FB … #define W5_RET_DEC_NUM_REORDER_DELAY … #define W5_RET_DEC_SUB_LAYER_INFO … #define W5_RET_DEC_NOTIFICATION … /* * USER_DATA_FLAGS for HEVC/H264 only. * Bits: * [1] - User data buffer full boolean * [2] - VUI parameter flag * [4] - Pic_timing SEI flag * [5] - 1st user_data_registed_itu_t_t35 prefix SEI flag * [6] - user_data_unregistered prefix SEI flag * [7] - 1st user_data_registed_itu_t_t35 suffix SEI flag * [8] - user_data_unregistered suffix SEI flag * [10]- mastering_display_color_volume prefix SEI flag * [11]- chroma_resampling_display_color_volume prefix SEI flag * [12]- knee_function_info SEI flag * [13]- tone_mapping_info prefix SEI flag * [14]- film_grain_characteristics_info prefix SEI flag * [15]- content_light_level_info prefix SEI flag * [16]- color_remapping_info prefix SEI flag * [28]- 2nd user_data_registed_itu_t_t35 prefix SEI flag * [29]- 3rd user_data_registed_itu_t_t35 prefix SEI flag * [30]- 2nd user_data_registed_itu_t_t35 suffix SEI flag * [31]- 3rd user_data_registed_itu_t_t35 suffix SEI flag */ #define W5_RET_DEC_USERDATA_IDC … #define W5_RET_DEC_PIC_SIZE … #define W5_RET_DEC_CROP_TOP_BOTTOM … #define W5_RET_DEC_CROP_LEFT_RIGHT … /* * #define W5_RET_DEC_AU_START_POS (W5_REG_BASE + 0x0158) * => Access unit (AU) Bitstream start position * #define W5_RET_DEC_AU_END_POS (W5_REG_BASE + 0x015C) * => Access unit (AU) Bitstream end position */ /* * Decoded picture type: * reg_val & 0x7 => picture type * (reg_val >> 4) & 0x3f => VCL NAL unit type * (reg_val >> 31) & 0x1 => output_flag * 16 << ((reg_val >> 10) & 0x3) => ctu_size */ #define W5_RET_DEC_PIC_TYPE … #define W5_RET_DEC_PIC_POC … /* * #define W5_RET_DEC_RECOVERY_POINT (W5_REG_BASE + 0x0168) * => HEVC recovery point * reg_val & 0xff => number of signed recovery picture order counts * (reg_val >> 16) & 0x1 => exact match flag * (reg_val >> 17) & 0x1 => broken link flag * (reg_val >> 18) & 0x1 => exist flag */ #define W5_RET_DEC_DEBUG_INDEX … #define W5_RET_DEC_DECODED_INDEX … #define W5_RET_DEC_DISPLAY_INDEX … /* * #define W5_RET_DEC_REALLOC_INDEX (W5_REG_BASE + 0x0178) * => display picture index in decoded picture buffer * reg_val & 0xf => display picture index for FBC buffer (by reordering) */ #define W5_RET_DEC_DISP_IDC … /* * #define W5_RET_DEC_ERR_CTB_NUM (W5_REG_BASE + 0x0180) * => Number of error CTUs * reg_val >> 16 => erroneous CTUs in bitstream * reg_val & 0xffff => total CTUs in bitstream * * #define W5_RET_DEC_PIC_PARAM (W5_REG_BASE + 0x01A0) * => Bitstream sequence/picture parameter information (AV1 only) * reg_val & 0x1 => intrabc tool enable * (reg_val >> 1) & 0x1 => screen content tools enable */ #define W5_RET_DEC_HOST_CMD_TICK … /* * #define W5_RET_DEC_SEEK_START_TICK (W5_REG_BASE + 0x01BC) * #define W5_RET_DEC_SEEK_END_TICK (W5_REG_BASE + 0x01C0) * => Start and end ticks for seeking slices of the picture * #define W5_RET_DEC_PARSING_START_TICK (W5_REG_BASE + 0x01C4) * #define W5_RET_DEC_PARSING_END_TICK (W5_REG_BASE + 0x01C8) * => Start and end ticks for parsing slices of the picture * #define W5_RET_DEC_DECODING_START_TICK (W5_REG_BASE + 0x01CC) * => Start tick for decoding slices of the picture */ #define W5_RET_DEC_DECODING_ENC_TICK … #define W5_RET_DEC_WARN_INFO … #define W5_RET_DEC_ERR_INFO … #define W5_RET_DEC_DECODING_SUCCESS … /************************************************************************/ /* DECODER - FLUSH_INSTANCE */ /************************************************************************/ #define W5_CMD_FLUSH_INST_OPT … /************************************************************************/ /* DECODER - QUERY : UPDATE_DISP_FLAG */ /************************************************************************/ #define W5_CMD_DEC_SET_DISP_IDC … #define W5_CMD_DEC_CLR_DISP_IDC … /************************************************************************/ /* DECODER - QUERY : SET_BS_RD_PTR */ /************************************************************************/ #define W5_RET_QUERY_DEC_SET_BS_RD_PTR … /************************************************************************/ /* DECODER - QUERY : GET_BS_RD_PTR */ /************************************************************************/ #define W5_RET_QUERY_DEC_BS_RD_PTR … /************************************************************************/ /* QUERY : GET_DEBUG_INFO */ /************************************************************************/ #define W5_RET_QUERY_DEBUG_PRI_REASON … /************************************************************************/ /* GDI register for debugging */ /************************************************************************/ #define W5_GDI_BASE … #define W5_GDI_BUS_CTRL … #define W5_GDI_BUS_STATUS … #define W5_BACKBONE_BASE_VCPU … #define W5_BACKBONE_BUS_CTRL_VCPU … #define W5_BACKBONE_BUS_STATUS_VCPU … #define W5_BACKBONE_PROG_AXI_ID … #define W5_BACKBONE_PROC_EXT_ADDR … #define W5_BACKBONE_AXI_PARAM … #define W5_BACKBONE_BASE_VCORE0 … #define W5_BACKBONE_BUS_CTRL_VCORE0 … #define W5_BACKBONE_BUS_STATUS_VCORE0 … #define W5_BACKBONE_BASE_VCORE1 … #define W5_BACKBONE_BUS_CTRL_VCORE1 … #define W5_BACKBONE_BUS_STATUS_VCORE1 … #define W5_COMBINED_BACKBONE_BASE … #define W5_COMBINED_BACKBONE_BUS_CTRL … #define W5_COMBINED_BACKBONE_BUS_STATUS … /************************************************************************/ /* */ /* for ENCODER */ /* */ /************************************************************************/ #define W5_RET_STAGE3_INSTANCE_INFO … /************************************************************************/ /* ENCODER - CREATE_INSTANCE */ /************************************************************************/ /* 0x114 ~ 0x124 : defined above (CREATE_INSTANCE COMMON) */ #define W5_CMD_ENC_VCORE_INFO … #define W5_CMD_ENC_SRC_OPTIONS … /************************************************************************/ /* ENCODER - SET_FB */ /************************************************************************/ #define W5_FBC_STRIDE … #define W5_ADDR_SUB_SAMPLED_FB_BASE … #define W5_SUB_SAMPLED_ONE_FB_SIZE … /************************************************************************/ /* ENCODER - ENC_SET_PARAM (COMMON & CHANGE_PARAM) */ /************************************************************************/ #define W5_CMD_ENC_SEQ_SET_PARAM_OPTION … #define W5_CMD_ENC_SEQ_SET_PARAM_ENABLE … #define W5_CMD_ENC_SEQ_SRC_SIZE … #define W5_CMD_ENC_SEQ_CUSTOM_MAP_ENDIAN … #define W5_CMD_ENC_SEQ_SPS_PARAM … #define W5_CMD_ENC_SEQ_PPS_PARAM … #define W5_CMD_ENC_SEQ_GOP_PARAM … #define W5_CMD_ENC_SEQ_INTRA_PARAM … #define W5_CMD_ENC_SEQ_CONF_WIN_TOP_BOT … #define W5_CMD_ENC_SEQ_CONF_WIN_LEFT_RIGHT … #define W5_CMD_ENC_SEQ_RDO_PARAM … #define W5_CMD_ENC_SEQ_INDEPENDENT_SLICE … #define W5_CMD_ENC_SEQ_DEPENDENT_SLICE … #define W5_CMD_ENC_SEQ_INTRA_REFRESH … #define W5_CMD_ENC_SEQ_INPUT_SRC_PARAM … #define W5_CMD_ENC_SEQ_RC_FRAME_RATE … #define W5_CMD_ENC_SEQ_RC_TARGET_RATE … #define W5_CMD_ENC_SEQ_RC_PARAM … #define W5_CMD_ENC_SEQ_RC_MIN_MAX_QP … #define W5_CMD_ENC_SEQ_RC_BIT_RATIO_LAYER_0_3 … #define W5_CMD_ENC_SEQ_RC_BIT_RATIO_LAYER_4_7 … #define W5_CMD_ENC_SEQ_RC_INTER_MIN_MAX_QP … #define W5_CMD_ENC_SEQ_RC_WEIGHT_PARAM … #define W5_CMD_ENC_SEQ_ROT_PARAM … #define W5_CMD_ENC_SEQ_NUM_UNITS_IN_TICK … #define W5_CMD_ENC_SEQ_TIME_SCALE … #define W5_CMD_ENC_SEQ_NUM_TICKS_POC_DIFF_ONE … #define W5_CMD_ENC_SEQ_CUSTOM_MD_PU04 … #define W5_CMD_ENC_SEQ_CUSTOM_MD_PU08 … #define W5_CMD_ENC_SEQ_CUSTOM_MD_PU16 … #define W5_CMD_ENC_SEQ_CUSTOM_MD_PU32 … #define W5_CMD_ENC_SEQ_CUSTOM_MD_CU08 … #define W5_CMD_ENC_SEQ_CUSTOM_MD_CU16 … #define W5_CMD_ENC_SEQ_CUSTOM_MD_CU32 … #define W5_CMD_ENC_SEQ_NR_PARAM … #define W5_CMD_ENC_SEQ_NR_WEIGHT … #define W5_CMD_ENC_SEQ_BG_PARAM … #define W5_CMD_ENC_SEQ_CUSTOM_LAMBDA_ADDR … #define W5_CMD_ENC_SEQ_USER_SCALING_LIST_ADDR … #define W5_CMD_ENC_SEQ_VUI_HRD_PARAM … #define W5_CMD_ENC_SEQ_VUI_RBSP_ADDR … #define W5_CMD_ENC_SEQ_HRD_RBSP_ADDR … /************************************************************************/ /* ENCODER - ENC_SET_PARAM (CUSTOM_GOP) */ /************************************************************************/ #define W5_CMD_ENC_CUSTOM_GOP_PARAM … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_0 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_1 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_2 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_3 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_4 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_5 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_6 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_7 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_8 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_9 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_10 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_11 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_12 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_13 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_14 … #define W5_CMD_ENC_CUSTOM_GOP_PIC_PARAM_15 … /************************************************************************/ /* ENCODER - ENC_PIC */ /************************************************************************/ #define W5_CMD_ENC_BS_START_ADDR … #define W5_CMD_ENC_BS_SIZE … #define W5_CMD_ENC_PIC_USE_SEC_AXI … #define W5_CMD_ENC_PIC_REPORT_PARAM … #define W5_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM … #define W5_CMD_ENC_PIC_CUSTOM_MAP_OPTION_ADDR … #define W5_CMD_ENC_PIC_SRC_PIC_IDX … #define W5_CMD_ENC_PIC_SRC_ADDR_Y … #define W5_CMD_ENC_PIC_SRC_ADDR_U … #define W5_CMD_ENC_PIC_SRC_ADDR_V … #define W5_CMD_ENC_PIC_SRC_STRIDE … #define W5_CMD_ENC_PIC_SRC_FORMAT … #define W5_CMD_ENC_PIC_SRC_AXI_SEL … #define W5_CMD_ENC_PIC_CODE_OPTION … #define W5_CMD_ENC_PIC_PIC_PARAM … #define W5_CMD_ENC_PIC_LONGTERM_PIC … #define W5_CMD_ENC_PIC_WP_PIXEL_SIGMA_Y … #define W5_CMD_ENC_PIC_WP_PIXEL_SIGMA_C … #define W5_CMD_ENC_PIC_WP_PIXEL_MEAN_Y … #define W5_CMD_ENC_PIC_WP_PIXEL_MEAN_C … #define W5_CMD_ENC_PIC_CF50_Y_OFFSET_TABLE_ADDR … #define W5_CMD_ENC_PIC_CF50_CB_OFFSET_TABLE_ADDR … #define W5_CMD_ENC_PIC_CF50_CR_OFFSET_TABLE_ADDR … #define W5_CMD_ENC_PIC_PREFIX_SEI_NAL_ADDR … #define W5_CMD_ENC_PIC_PREFIX_SEI_INFO … #define W5_CMD_ENC_PIC_SUFFIX_SEI_NAL_ADDR … #define W5_CMD_ENC_PIC_SUFFIX_SEI_INFO … /************************************************************************/ /* ENCODER - QUERY (GET_RESULT) */ /************************************************************************/ #define W5_RET_ENC_NUM_REQUIRED_FB … #define W5_RET_ENC_MIN_SRC_BUF_NUM … #define W5_RET_ENC_PIC_TYPE … /* * #define W5_RET_ENC_PIC_POC (W5_REG_BASE + 0x128) * => picture order count value of current encoded picture */ #define W5_RET_ENC_PIC_IDX … /* * #define W5_RET_ENC_PIC_SLICE_NUM (W5_REG_BASE + 0x130) * reg_val & 0xffff = total independent slice segment number (16 bits) * (reg_val >> 16) & 0xffff = total dependent slice segment number (16 bits) * * #define W5_RET_ENC_PIC_SKIP (W5_REG_BASE + 0x134) * reg_val & 0xfe = picture skip flag (7 bits) * * #define W5_RET_ENC_PIC_NUM_INTRA (W5_REG_BASE + 0x138) * => number of intra blocks in 8x8 (32 bits) * * #define W5_RET_ENC_PIC_NUM_MERGE (W5_REG_BASE + 0x13C) * => number of merge blocks in 8x8 (32 bits) * * #define W5_RET_ENC_PIC_NUM_SKIP (W5_REG_BASE + 0x144) * => number of skip blocks in 8x8 (32 bits) * * #define W5_RET_ENC_PIC_AVG_CTU_QP (W5_REG_BASE + 0x148) * => Average CTU QP value (32 bits) */ #define W5_RET_ENC_PIC_BYTE … /* * #define W5_RET_ENC_GOP_PIC_IDX (W5_REG_BASE + 0x150) * => picture index in group of pictures */ #define W5_RET_ENC_USED_SRC_IDX … /* * #define W5_RET_ENC_PIC_NUM (W5_REG_BASE + 0x158) * => encoded picture number */ #define W5_RET_ENC_VCL_NUT … /* * Only for H264: * #define W5_RET_ENC_PIC_DIST_LOW (W5_REG_BASE + 0x164) * => lower 32 bits of the sum of squared difference between source Y picture * and reconstructed Y picture * #define W5_RET_ENC_PIC_DIST_HIGH (W5_REG_BASE + 0x168) * => upper 32 bits of the sum of squared difference between source Y picture * and reconstructed Y picture */ #define W5_RET_ENC_PIC_MAX_LATENCY_PICS … #define W5_RET_ENC_HOST_CMD_TICK … /* * #define W5_RET_ENC_PREPARE_START_TICK (W5_REG_BASE + 0x1BC) * #define W5_RET_ENC_PREPARE_END_TICK (W5_REG_BASE + 0x1C0) * => Start and end ticks for preparing slices of the picture * #define W5_RET_ENC_PROCESSING_START_TICK (W5_REG_BASE + 0x1C4) * #define W5_RET_ENC_PROCESSING_END_TICK (W5_REG_BASE + 0x1C8) * => Start and end ticks for processing slices of the picture * #define W5_RET_ENC_ENCODING_START_TICK (W5_REG_BASE + 0x1CC) * => Start tick for encoding slices of the picture */ #define W5_RET_ENC_ENCODING_END_TICK … #define W5_RET_ENC_WARN_INFO … #define W5_RET_ENC_ERR_INFO … #define W5_RET_ENC_ENCODING_SUCCESS … /************************************************************************/ /* ENCODER - QUERY (GET_BS_WR_PTR) */ /************************************************************************/ #define W5_RET_ENC_RD_PTR … #define W5_RET_ENC_WR_PTR … #define W5_CMD_ENC_REASON_SEL … /************************************************************************/ /* ENCODER - QUERY (GET_BW_REPORT) */ /************************************************************************/ #define RET_QUERY_BW_PRP_AXI_READ … #define RET_QUERY_BW_PRP_AXI_WRITE … #define RET_QUERY_BW_FBD_Y_AXI_READ … #define RET_QUERY_BW_FBC_Y_AXI_WRITE … #define RET_QUERY_BW_FBD_C_AXI_READ … #define RET_QUERY_BW_FBC_C_AXI_WRITE … #define RET_QUERY_BW_PRI_AXI_READ … #define RET_QUERY_BW_PRI_AXI_WRITE … #define RET_QUERY_BW_SEC_AXI_READ … #define RET_QUERY_BW_SEC_AXI_WRITE … #define RET_QUERY_BW_PROC_AXI_READ … #define RET_QUERY_BW_PROC_AXI_WRITE … #define RET_QUERY_BW_BWB_AXI_WRITE … #define W5_CMD_BW_OPTION … /************************************************************************/ /* ENCODER - QUERY (GET_SRC_FLAG) */ /************************************************************************/ #define W5_RET_RELEASED_SRC_INSTANCE … #define W5_ENC_PIC_SUB_FRAME_SYNC_IF … #endif /* __WAVE5_REGISTER_DEFINE_H__ */
Codebase Browser
linux