linux/drivers/media/platform/mediatek/mdp3/mdp_reg_rdma.h

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2022 MediaTek Inc.
 * Author: Ping-Hsun Wu <[email protected]>
 */

#ifndef __MDP_REG_RDMA_H__
#define __MDP_REG_RDMA_H__

#define MDP_RDMA_EN
#define MDP_RDMA_RESET
#define MDP_RDMA_CON
#define MDP_RDMA_GMCIF_CON
#define MDP_RDMA_SRC_CON
#define MDP_RDMA_MF_BKGD_SIZE_IN_BYTE
#define MDP_RDMA_MF_BKGD_SIZE_IN_PXL
#define MDP_RDMA_MF_SRC_SIZE
#define MDP_RDMA_MF_CLIP_SIZE
#define MDP_RDMA_MF_OFFSET_1
#define MDP_RDMA_SF_BKGD_SIZE_IN_BYTE
#define MDP_RDMA_SRC_END_0
#define MDP_RDMA_SRC_END_1
#define MDP_RDMA_SRC_END_2
#define MDP_RDMA_SRC_OFFSET_0
#define MDP_RDMA_SRC_OFFSET_1
#define MDP_RDMA_SRC_OFFSET_2
#define MDP_RDMA_SRC_OFFSET_0_P
#define MDP_RDMA_TRANSFORM_0
#define MDP_RDMA_DMABUF_CON_0
#define MDP_RDMA_ULTRA_TH_HIGH_CON_0
#define MDP_RDMA_ULTRA_TH_LOW_CON_0
#define MDP_RDMA_DMABUF_CON_1
#define MDP_RDMA_ULTRA_TH_HIGH_CON_1
#define MDP_RDMA_ULTRA_TH_LOW_CON_1
#define MDP_RDMA_DMABUF_CON_2
#define MDP_RDMA_ULTRA_TH_HIGH_CON_2
#define MDP_RDMA_ULTRA_TH_LOW_CON_2
#define MDP_RDMA_DMABUF_CON_3
#define MDP_RDMA_ULTRA_TH_HIGH_CON_3
#define MDP_RDMA_ULTRA_TH_LOW_CON_3
#define MDP_RDMA_RESV_DUMMY_0
#define MDP_RDMA_MON_STA_1
#define MDP_RDMA_SRC_BASE_0
#define MDP_RDMA_SRC_BASE_1
#define MDP_RDMA_SRC_BASE_2
#define MDP_RDMA_UFO_DEC_LENGTH_BASE_Y
#define MDP_RDMA_UFO_DEC_LENGTH_BASE_C

/* MASK */
#define MDP_RDMA_EN_MASK
#define MDP_RDMA_RESET_MASK
#define MDP_RDMA_CON_MASK
#define MDP_RDMA_GMCIF_CON_MASK
#define MDP_RDMA_SRC_CON_MASK
#define MDP_RDMA_MF_BKGD_SIZE_IN_BYTE_MASK
#define MDP_RDMA_MF_BKGD_SIZE_IN_PXL_MASK
#define MDP_RDMA_MF_SRC_SIZE_MASK
#define MDP_RDMA_MF_CLIP_SIZE_MASK
#define MDP_RDMA_MF_OFFSET_1_MASK
#define MDP_RDMA_SF_BKGD_SIZE_IN_BYTE_MASK
#define MDP_RDMA_SRC_END_0_MASK
#define MDP_RDMA_SRC_END_1_MASK
#define MDP_RDMA_SRC_END_2_MASK
#define MDP_RDMA_SRC_OFFSET_0_MASK
#define MDP_RDMA_SRC_OFFSET_1_MASK
#define MDP_RDMA_SRC_OFFSET_2_MASK
#define MDP_RDMA_SRC_OFFSET_0_P_MASK
#define MDP_RDMA_TRANSFORM_0_MASK
#define MDP_RDMA_DMABUF_CON_0_MASK
#define MDP_RDMA_ULTRA_TH_HIGH_CON_0_MASK
#define MDP_RDMA_ULTRA_TH_LOW_CON_0_MASK
#define MDP_RDMA_DMABUF_CON_1_MASK
#define MDP_RDMA_ULTRA_TH_HIGH_CON_1_MASK
#define MDP_RDMA_ULTRA_TH_LOW_CON_1_MASK
#define MDP_RDMA_DMABUF_CON_2_MASK
#define MDP_RDMA_ULTRA_TH_HIGH_CON_2_MASK
#define MDP_RDMA_ULTRA_TH_LOW_CON_2_MASK
#define MDP_RDMA_DMABUF_CON_3_MASK
#define MDP_RDMA_ULTRA_TH_HIGH_CON_3_MASK
#define MDP_RDMA_ULTRA_TH_LOW_CON_3_MASK
#define MDP_RDMA_RESV_DUMMY_0_MASK
#define MDP_RDMA_MON_STA_1_MASK
#define MDP_RDMA_SRC_BASE_0_MASK
#define MDP_RDMA_SRC_BASE_1_MASK
#define MDP_RDMA_SRC_BASE_2_MASK
#define MDP_RDMA_UFO_DEC_LENGTH_BASE_Y_MASK
#define MDP_RDMA_UFO_DEC_LENGTH_BASE_C_MASK

#endif  // __MDP_REG_RDMA_H__