#ifndef ASIC_REG_PSOC_EMMC_PLL_REGS_H_
#define ASIC_REG_PSOC_EMMC_PLL_REGS_H_
#define mmPSOC_EMMC_PLL_NR …
#define mmPSOC_EMMC_PLL_NF …
#define mmPSOC_EMMC_PLL_OD …
#define mmPSOC_EMMC_PLL_NB …
#define mmPSOC_EMMC_PLL_CFG …
#define mmPSOC_EMMC_PLL_LOSE_MASK …
#define mmPSOC_EMMC_PLL_LOCK_INTR …
#define mmPSOC_EMMC_PLL_LOCK_BYPASS …
#define mmPSOC_EMMC_PLL_DATA_CHNG …
#define mmPSOC_EMMC_PLL_RST …
#define mmPSOC_EMMC_PLL_SLIP_WD_CNTR …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_0 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_1 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_2 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_3 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_0 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_1 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_2 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_3 …
#define mmPSOC_EMMC_PLL_DIV_SEL_0 …
#define mmPSOC_EMMC_PLL_DIV_SEL_1 …
#define mmPSOC_EMMC_PLL_DIV_SEL_2 …
#define mmPSOC_EMMC_PLL_DIV_SEL_3 …
#define mmPSOC_EMMC_PLL_DIV_EN_0 …
#define mmPSOC_EMMC_PLL_DIV_EN_1 …
#define mmPSOC_EMMC_PLL_DIV_EN_2 …
#define mmPSOC_EMMC_PLL_DIV_EN_3 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_0 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_1 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_2 …
#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_3 …
#define mmPSOC_EMMC_PLL_CLK_GATER …
#define mmPSOC_EMMC_PLL_CLK_RLX_0 …
#define mmPSOC_EMMC_PLL_CLK_RLX_1 …
#define mmPSOC_EMMC_PLL_CLK_RLX_2 …
#define mmPSOC_EMMC_PLL_CLK_RLX_3 …
#define mmPSOC_EMMC_PLL_REF_CNTR_PERIOD …
#define mmPSOC_EMMC_PLL_REF_LOW_THRESHOLD …
#define mmPSOC_EMMC_PLL_REF_HIGH_THRESHOLD …
#define mmPSOC_EMMC_PLL_PLL_NOT_STABLE …
#define mmPSOC_EMMC_PLL_FREQ_CALC_EN …
#endif