linux/drivers/accel/habanalabs/include/goya/asic_reg/dma_nrtr_masks.h

/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DMA_NRTR_MASKS_H_
#define ASIC_REG_DMA_NRTR_MASKS_H_

/*
 *****************************************
 *   DMA_NRTR (Prototype: IF_NRTR)
 *****************************************
 */

/* DMA_NRTR_HBW_MAX_CRED */
#define DMA_NRTR_HBW_MAX_CRED_WR_RQ_SHIFT
#define DMA_NRTR_HBW_MAX_CRED_WR_RQ_MASK
#define DMA_NRTR_HBW_MAX_CRED_WR_RS_SHIFT
#define DMA_NRTR_HBW_MAX_CRED_WR_RS_MASK
#define DMA_NRTR_HBW_MAX_CRED_RD_RQ_SHIFT
#define DMA_NRTR_HBW_MAX_CRED_RD_RQ_MASK
#define DMA_NRTR_HBW_MAX_CRED_RD_RS_SHIFT
#define DMA_NRTR_HBW_MAX_CRED_RD_RS_MASK

/* DMA_NRTR_LBW_MAX_CRED */
#define DMA_NRTR_LBW_MAX_CRED_WR_RQ_SHIFT
#define DMA_NRTR_LBW_MAX_CRED_WR_RQ_MASK
#define DMA_NRTR_LBW_MAX_CRED_WR_RS_SHIFT
#define DMA_NRTR_LBW_MAX_CRED_WR_RS_MASK
#define DMA_NRTR_LBW_MAX_CRED_RD_RQ_SHIFT
#define DMA_NRTR_LBW_MAX_CRED_RD_RQ_MASK
#define DMA_NRTR_LBW_MAX_CRED_RD_RS_SHIFT
#define DMA_NRTR_LBW_MAX_CRED_RD_RS_MASK

/* DMA_NRTR_DBG_E_ARB */
#define DMA_NRTR_DBG_E_ARB_W_SHIFT
#define DMA_NRTR_DBG_E_ARB_W_MASK
#define DMA_NRTR_DBG_E_ARB_S_SHIFT
#define DMA_NRTR_DBG_E_ARB_S_MASK
#define DMA_NRTR_DBG_E_ARB_N_SHIFT
#define DMA_NRTR_DBG_E_ARB_N_MASK
#define DMA_NRTR_DBG_E_ARB_L_SHIFT
#define DMA_NRTR_DBG_E_ARB_L_MASK

/* DMA_NRTR_DBG_W_ARB */
#define DMA_NRTR_DBG_W_ARB_E_SHIFT
#define DMA_NRTR_DBG_W_ARB_E_MASK
#define DMA_NRTR_DBG_W_ARB_S_SHIFT
#define DMA_NRTR_DBG_W_ARB_S_MASK
#define DMA_NRTR_DBG_W_ARB_N_SHIFT
#define DMA_NRTR_DBG_W_ARB_N_MASK
#define DMA_NRTR_DBG_W_ARB_L_SHIFT
#define DMA_NRTR_DBG_W_ARB_L_MASK

/* DMA_NRTR_DBG_N_ARB */
#define DMA_NRTR_DBG_N_ARB_W_SHIFT
#define DMA_NRTR_DBG_N_ARB_W_MASK
#define DMA_NRTR_DBG_N_ARB_E_SHIFT
#define DMA_NRTR_DBG_N_ARB_E_MASK
#define DMA_NRTR_DBG_N_ARB_S_SHIFT
#define DMA_NRTR_DBG_N_ARB_S_MASK
#define DMA_NRTR_DBG_N_ARB_L_SHIFT
#define DMA_NRTR_DBG_N_ARB_L_MASK

/* DMA_NRTR_DBG_S_ARB */
#define DMA_NRTR_DBG_S_ARB_W_SHIFT
#define DMA_NRTR_DBG_S_ARB_W_MASK
#define DMA_NRTR_DBG_S_ARB_E_SHIFT
#define DMA_NRTR_DBG_S_ARB_E_MASK
#define DMA_NRTR_DBG_S_ARB_N_SHIFT
#define DMA_NRTR_DBG_S_ARB_N_MASK
#define DMA_NRTR_DBG_S_ARB_L_SHIFT
#define DMA_NRTR_DBG_S_ARB_L_MASK

/* DMA_NRTR_DBG_L_ARB */
#define DMA_NRTR_DBG_L_ARB_W_SHIFT
#define DMA_NRTR_DBG_L_ARB_W_MASK
#define DMA_NRTR_DBG_L_ARB_E_SHIFT
#define DMA_NRTR_DBG_L_ARB_E_MASK
#define DMA_NRTR_DBG_L_ARB_S_SHIFT
#define DMA_NRTR_DBG_L_ARB_S_MASK
#define DMA_NRTR_DBG_L_ARB_N_SHIFT
#define DMA_NRTR_DBG_L_ARB_N_MASK

/* DMA_NRTR_DBG_E_ARB_MAX */
#define DMA_NRTR_DBG_E_ARB_MAX_CREDIT_SHIFT
#define DMA_NRTR_DBG_E_ARB_MAX_CREDIT_MASK

/* DMA_NRTR_DBG_W_ARB_MAX */
#define DMA_NRTR_DBG_W_ARB_MAX_CREDIT_SHIFT
#define DMA_NRTR_DBG_W_ARB_MAX_CREDIT_MASK

/* DMA_NRTR_DBG_N_ARB_MAX */
#define DMA_NRTR_DBG_N_ARB_MAX_CREDIT_SHIFT
#define DMA_NRTR_DBG_N_ARB_MAX_CREDIT_MASK

/* DMA_NRTR_DBG_S_ARB_MAX */
#define DMA_NRTR_DBG_S_ARB_MAX_CREDIT_SHIFT
#define DMA_NRTR_DBG_S_ARB_MAX_CREDIT_MASK

/* DMA_NRTR_DBG_L_ARB_MAX */
#define DMA_NRTR_DBG_L_ARB_MAX_CREDIT_SHIFT
#define DMA_NRTR_DBG_L_ARB_MAX_CREDIT_MASK

/* DMA_NRTR_SPLIT_COEF */
#define DMA_NRTR_SPLIT_COEF_VAL_SHIFT
#define DMA_NRTR_SPLIT_COEF_VAL_MASK

/* DMA_NRTR_SPLIT_CFG */
#define DMA_NRTR_SPLIT_CFG_FORCE_WAK_ORDER_SHIFT
#define DMA_NRTR_SPLIT_CFG_FORCE_WAK_ORDER_MASK
#define DMA_NRTR_SPLIT_CFG_FORCE_STRONG_ORDER_SHIFT
#define DMA_NRTR_SPLIT_CFG_FORCE_STRONG_ORDER_MASK
#define DMA_NRTR_SPLIT_CFG_DEFAULT_MESH_SHIFT
#define DMA_NRTR_SPLIT_CFG_DEFAULT_MESH_MASK
#define DMA_NRTR_SPLIT_CFG_RD_RATE_LIM_EN_SHIFT
#define DMA_NRTR_SPLIT_CFG_RD_RATE_LIM_EN_MASK
#define DMA_NRTR_SPLIT_CFG_WR_RATE_LIM_EN_SHIFT
#define DMA_NRTR_SPLIT_CFG_WR_RATE_LIM_EN_MASK
#define DMA_NRTR_SPLIT_CFG_B2B_OPT_SHIFT
#define DMA_NRTR_SPLIT_CFG_B2B_OPT_MASK

/* DMA_NRTR_SPLIT_RD_SAT */
#define DMA_NRTR_SPLIT_RD_SAT_VAL_SHIFT
#define DMA_NRTR_SPLIT_RD_SAT_VAL_MASK

/* DMA_NRTR_SPLIT_RD_RST_TOKEN */
#define DMA_NRTR_SPLIT_RD_RST_TOKEN_VAL_SHIFT
#define DMA_NRTR_SPLIT_RD_RST_TOKEN_VAL_MASK

/* DMA_NRTR_SPLIT_RD_TIMEOUT */
#define DMA_NRTR_SPLIT_RD_TIMEOUT_VAL_SHIFT
#define DMA_NRTR_SPLIT_RD_TIMEOUT_VAL_MASK

/* DMA_NRTR_SPLIT_WR_SAT */
#define DMA_NRTR_SPLIT_WR_SAT_VAL_SHIFT
#define DMA_NRTR_SPLIT_WR_SAT_VAL_MASK

/* DMA_NRTR_WPLIT_WR_TST_TOLEN */
#define DMA_NRTR_WPLIT_WR_TST_TOLEN_VAL_SHIFT
#define DMA_NRTR_WPLIT_WR_TST_TOLEN_VAL_MASK

/* DMA_NRTR_SPLIT_WR_TIMEOUT */
#define DMA_NRTR_SPLIT_WR_TIMEOUT_VAL_SHIFT
#define DMA_NRTR_SPLIT_WR_TIMEOUT_VAL_MASK

/* DMA_NRTR_HBW_RANGE_HIT */
#define DMA_NRTR_HBW_RANGE_HIT_IND_SHIFT
#define DMA_NRTR_HBW_RANGE_HIT_IND_MASK

/* DMA_NRTR_HBW_RANGE_MASK_L */
#define DMA_NRTR_HBW_RANGE_MASK_L_VAL_SHIFT
#define DMA_NRTR_HBW_RANGE_MASK_L_VAL_MASK

/* DMA_NRTR_HBW_RANGE_MASK_H */
#define DMA_NRTR_HBW_RANGE_MASK_H_VAL_SHIFT
#define DMA_NRTR_HBW_RANGE_MASK_H_VAL_MASK

/* DMA_NRTR_HBW_RANGE_BASE_L */
#define DMA_NRTR_HBW_RANGE_BASE_L_VAL_SHIFT
#define DMA_NRTR_HBW_RANGE_BASE_L_VAL_MASK

/* DMA_NRTR_HBW_RANGE_BASE_H */
#define DMA_NRTR_HBW_RANGE_BASE_H_VAL_SHIFT
#define DMA_NRTR_HBW_RANGE_BASE_H_VAL_MASK

/* DMA_NRTR_LBW_RANGE_HIT */
#define DMA_NRTR_LBW_RANGE_HIT_IND_SHIFT
#define DMA_NRTR_LBW_RANGE_HIT_IND_MASK

/* DMA_NRTR_LBW_RANGE_MASK */
#define DMA_NRTR_LBW_RANGE_MASK_VAL_SHIFT
#define DMA_NRTR_LBW_RANGE_MASK_VAL_MASK

/* DMA_NRTR_LBW_RANGE_BASE */
#define DMA_NRTR_LBW_RANGE_BASE_VAL_SHIFT
#define DMA_NRTR_LBW_RANGE_BASE_VAL_MASK

/* DMA_NRTR_RGLTR */
#define DMA_NRTR_RGLTR_WR_EN_SHIFT
#define DMA_NRTR_RGLTR_WR_EN_MASK
#define DMA_NRTR_RGLTR_RD_EN_SHIFT
#define DMA_NRTR_RGLTR_RD_EN_MASK

/* DMA_NRTR_RGLTR_WR_RESULT */
#define DMA_NRTR_RGLTR_WR_RESULT_VAL_SHIFT
#define DMA_NRTR_RGLTR_WR_RESULT_VAL_MASK

/* DMA_NRTR_RGLTR_RD_RESULT */
#define DMA_NRTR_RGLTR_RD_RESULT_VAL_SHIFT
#define DMA_NRTR_RGLTR_RD_RESULT_VAL_MASK

/* DMA_NRTR_SCRAMB_EN */
#define DMA_NRTR_SCRAMB_EN_VAL_SHIFT
#define DMA_NRTR_SCRAMB_EN_VAL_MASK

/* DMA_NRTR_NON_LIN_SCRAMB */
#define DMA_NRTR_NON_LIN_SCRAMB_EN_SHIFT
#define DMA_NRTR_NON_LIN_SCRAMB_EN_MASK

#endif /* ASIC_REG_DMA_NRTR_MASKS_H_ */