linux/include/dt-bindings/clock/qcom,mmcc-msm8960.h

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2013, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_MSM_MMCC_8960_H
#define _DT_BINDINGS_CLK_MSM_MMCC_8960_H

#define MMSS_AHB_SRC
#define FAB_AHB_CLK
#define APU_AHB_CLK
#define TV_ENC_AHB_CLK
#define AMP_AHB_CLK
#define DSI2_S_AHB_CLK
#define JPEGD_AHB_CLK
#define GFX2D0_AHB_CLK
#define DSI_S_AHB_CLK
#define DSI2_M_AHB_CLK
#define VPE_AHB_CLK
#define SMMU_AHB_CLK
#define HDMI_M_AHB_CLK
#define VFE_AHB_CLK
#define ROT_AHB_CLK
#define VCODEC_AHB_CLK
#define MDP_AHB_CLK
#define DSI_M_AHB_CLK
#define CSI_AHB_CLK
#define MMSS_IMEM_AHB_CLK
#define IJPEG_AHB_CLK
#define HDMI_S_AHB_CLK
#define GFX3D_AHB_CLK
#define GFX2D1_AHB_CLK
#define MMSS_FPB_CLK
#define MMSS_AXI_SRC
#define MMSS_FAB_CORE
#define FAB_MSP_AXI_CLK
#define JPEGD_AXI_CLK
#define GMEM_AXI_CLK
#define MDP_AXI_CLK
#define MMSS_IMEM_AXI_CLK
#define IJPEG_AXI_CLK
#define GFX3D_AXI_CLK
#define VCODEC_AXI_CLK
#define VFE_AXI_CLK
#define VPE_AXI_CLK
#define ROT_AXI_CLK
#define VCODEC_AXI_A_CLK
#define VCODEC_AXI_B_CLK
#define MM_AXI_S3_FCLK
#define MM_AXI_S2_FCLK
#define MM_AXI_S1_FCLK
#define MM_AXI_S0_FCLK
#define MM_AXI_S2_CLK
#define MM_AXI_S1_CLK
#define MM_AXI_S0_CLK
#define CSI0_SRC
#define CSI0_CLK
#define CSI0_PHY_CLK
#define CSI1_SRC
#define CSI1_CLK
#define CSI1_PHY_CLK
#define CSI2_SRC
#define CSI2_CLK
#define CSI2_PHY_CLK
#define DSI_SRC
#define DSI_CLK
#define CSI_PIX_CLK
#define CSI_RDI_CLK
#define MDP_VSYNC_CLK
#define HDMI_DIV_CLK
#define HDMI_APP_CLK
#define CSI_PIX1_CLK
#define CSI_RDI2_CLK
#define CSI_RDI1_CLK
#define GFX2D0_SRC
#define GFX2D0_CLK
#define GFX2D1_SRC
#define GFX2D1_CLK
#define GFX3D_SRC
#define GFX3D_CLK
#define IJPEG_SRC
#define IJPEG_CLK
#define JPEGD_SRC
#define JPEGD_CLK
#define MDP_SRC
#define MDP_CLK
#define MDP_LUT_CLK
#define DSI2_PIXEL_SRC
#define DSI2_PIXEL_CLK
#define DSI2_SRC
#define DSI2_CLK
#define DSI1_BYTE_SRC
#define DSI1_BYTE_CLK
#define DSI2_BYTE_SRC
#define DSI2_BYTE_CLK
#define DSI1_ESC_SRC
#define DSI1_ESC_CLK
#define DSI2_ESC_SRC
#define DSI2_ESC_CLK
#define ROT_SRC
#define ROT_CLK
#define TV_ENC_CLK
#define TV_DAC_CLK
#define HDMI_TV_CLK
#define MDP_TV_CLK
#define TV_SRC
#define VCODEC_SRC
#define VCODEC_CLK
#define VFE_SRC
#define VFE_CLK
#define VFE_CSI_CLK
#define VPE_SRC
#define VPE_CLK
#define DSI_PIXEL_SRC
#define DSI_PIXEL_CLK
#define CAMCLK0_SRC
#define CAMCLK0_CLK
#define CAMCLK1_SRC
#define CAMCLK1_CLK
#define CAMCLK2_SRC
#define CAMCLK2_CLK
#define CSIPHYTIMER_SRC
#define CSIPHY2_TIMER_CLK
#define CSIPHY1_TIMER_CLK
#define CSIPHY0_TIMER_CLK
#define PLL1
#define PLL2
#define RGB_TV_CLK
#define NPL_TV_CLK
#define VCAP_AHB_CLK
#define VCAP_AXI_CLK
#define VCAP_SRC
#define VCAP_CLK
#define VCAP_NPL_CLK
#define PLL15

#endif