/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ /* * Copyright (C) 2019 SiFive, Inc. * Wesley Terpstra * Paul Walmsley * Zong Li */ #ifndef __DT_BINDINGS_CLOCK_SIFIVE_FU740_PRCI_H #define __DT_BINDINGS_CLOCK_SIFIVE_FU740_PRCI_H /* Clock indexes for use by Device Tree data and the PRCI driver */ #define FU740_PRCI_CLK_COREPLL … #define FU740_PRCI_CLK_DDRPLL … #define FU740_PRCI_CLK_GEMGXLPLL … #define FU740_PRCI_CLK_DVFSCOREPLL … #define FU740_PRCI_CLK_HFPCLKPLL … #define FU740_PRCI_CLK_CLTXPLL … #define FU740_PRCI_CLK_TLCLK … #define FU740_PRCI_CLK_PCLK … #define FU740_PRCI_CLK_PCIE_AUX … #endif /* __DT_BINDINGS_CLOCK_SIFIVE_FU740_PRCI_H */