/* SPDX-License-Identifier: GPL-2.0-or-later */ /* * Copyright 2016 Maxime Ripard * * Maxime Ripard <[email protected]> */ #ifndef _CCU_SUN8I_H3_H_ #define _CCU_SUN8I_H3_H_ #include <dt-bindings/clock/sun8i-h3-ccu.h> #include <dt-bindings/reset/sun8i-h3-ccu.h> #define CLK_PLL_CPUX … #define CLK_PLL_AUDIO_BASE … #define CLK_PLL_AUDIO … #define CLK_PLL_AUDIO_2X … #define CLK_PLL_AUDIO_4X … #define CLK_PLL_AUDIO_8X … /* PLL_VIDEO is exported */ #define CLK_PLL_VE … #define CLK_PLL_DDR … /* PLL_PERIPH0 exported for PRCM */ #define CLK_PLL_PERIPH0_2X … #define CLK_PLL_GPU … #define CLK_PLL_PERIPH1 … #define CLK_PLL_DE … /* The CPUX clock is exported */ #define CLK_AXI … #define CLK_AHB1 … #define CLK_APB1 … #define CLK_APB2 … #define CLK_AHB2 … /* All the bus gates are exported */ /* The first bunch of module clocks are exported */ /* All the DRAM gates are exported */ /* Some more module clocks are exported */ #define CLK_NUMBER_H3 … #define CLK_NUMBER_H5 … #endif /* _CCU_SUN8I_H3_H_ */
Codebase Browser
linux