/* SPDX-License-Identifier: GPL-2.0-only */ /* * Copyright (c) 2015 NVIDIA Corporation. */ /* * Function naming determines intended use: * * <x>_r(void) : Returns the offset for register <x>. * * <x>_w(void) : Returns the word offset for word (4 byte) element <x>. * * <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits. * * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted * and masked to place it at field <y> of register <x>. This value * can be |'d with others to produce a full register value for * register <x>. * * <x>_<y>_m(void) : Returns a mask for field <y> of register <x>. This * value can be ~'d and then &'d to clear the value of field <y> for * register <x>. * * <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted * to place it at field <y> of register <x>. This value can be |'d * with others to produce a full register value for <x>. * * <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register * <x> value 'r' after being shifted to place its LSB at bit 0. * This value is suitable for direct comparison with other unshifted * values appropriate for use in field <y> of register <x>. * * <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for * field <y> of register <x>. This value is suitable for direct * comparison with unshifted values appropriate for use in field <y> * of register <x>. */ #ifndef HOST1X_HW_HOST1X05_CHANNEL_H #define HOST1X_HW_HOST1X05_CHANNEL_H static inline u32 host1x_channel_fifostat_r(void) { … } #define HOST1X_CHANNEL_FIFOSTAT … static inline u32 host1x_channel_fifostat_cfempty_v(u32 r) { … } #define HOST1X_CHANNEL_FIFOSTAT_CFEMPTY_V(r) … static inline u32 host1x_channel_dmastart_r(void) { … } #define HOST1X_CHANNEL_DMASTART … static inline u32 host1x_channel_dmaput_r(void) { … } #define HOST1X_CHANNEL_DMAPUT … static inline u32 host1x_channel_dmaget_r(void) { … } #define HOST1X_CHANNEL_DMAGET … static inline u32 host1x_channel_dmaend_r(void) { … } #define HOST1X_CHANNEL_DMAEND … static inline u32 host1x_channel_dmactrl_r(void) { … } #define HOST1X_CHANNEL_DMACTRL … static inline u32 host1x_channel_dmactrl_dmastop(void) { … } #define HOST1X_CHANNEL_DMACTRL_DMASTOP … static inline u32 host1x_channel_dmactrl_dmastop_v(u32 r) { … } #define HOST1X_CHANNEL_DMACTRL_DMASTOP_V(r) … static inline u32 host1x_channel_dmactrl_dmagetrst(void) { … } #define HOST1X_CHANNEL_DMACTRL_DMAGETRST … static inline u32 host1x_channel_dmactrl_dmainitget(void) { … } #define HOST1X_CHANNEL_DMACTRL_DMAINITGET … static inline u32 host1x_channel_channelctrl_r(void) { … } #define HOST1X_CHANNEL_CHANNELCTRL … static inline u32 host1x_channel_channelctrl_kernel_filter_gbuffer_f(u32 v) { … } #define HOST1X_CHANNEL_CHANNELCTRL_KERNEL_FILTER_GBUFFER(v) … #endif