#ifndef __JPEG_V4_0_3_H__
#define __JPEG_V4_0_3_H__
#define regUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET …
#define regUVD_JPEG_GPCOM_CMD_INTERNAL_OFFSET …
#define regUVD_JPEG_GPCOM_DATA0_INTERNAL_OFFSET …
#define regUVD_JPEG_GPCOM_DATA1_INTERNAL_OFFSET …
#define regUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_INTERNAL_OFFSET …
#define regUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_INTERNAL_OFFSET …
#define regUVD_LMI_JRBC_IB_VMID_INTERNAL_OFFSET …
#define regUVD_LMI_JPEG_VMID_INTERNAL_OFFSET …
#define regUVD_LMI_JRBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET …
#define regUVD_LMI_JRBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET …
#define regUVD_JRBC_IB_SIZE_INTERNAL_OFFSET …
#define regUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW_INTERNAL_OFFSET …
#define regUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH_INTERNAL_OFFSET …
#define regUVD_JRBC_RB_COND_RD_TIMER_INTERNAL_OFFSET …
#define regUVD_JRBC_RB_REF_DATA_INTERNAL_OFFSET …
#define regUVD_JRBC_STATUS_INTERNAL_OFFSET …
#define regUVD_JPEG_PITCH_INTERNAL_OFFSET …
#define regUVD_JRBC0_UVD_JRBC_SCRATCH0_INTERNAL_OFFSET …
#define regUVD_JRBC_EXTERNAL_MCM_ADDR_INTERNAL_OFFSET …
#define JRBC_DEC_EXTERNAL_REG_WRITE_ADDR …
extern const struct amdgpu_ip_block_version jpeg_v4_0_3_ip_block;
void jpeg_v4_0_3_dec_ring_emit_ib(struct amdgpu_ring *ring,
struct amdgpu_job *job,
struct amdgpu_ib *ib,
uint32_t flags);
void jpeg_v4_0_3_dec_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,
unsigned int flags);
void jpeg_v4_0_3_dec_ring_emit_vm_flush(struct amdgpu_ring *ring,
unsigned int vmid, uint64_t pd_addr);
void jpeg_v4_0_3_dec_ring_nop(struct amdgpu_ring *ring, uint32_t count);
void jpeg_v4_0_3_dec_ring_insert_start(struct amdgpu_ring *ring);
void jpeg_v4_0_3_dec_ring_insert_end(struct amdgpu_ring *ring);
void jpeg_v4_0_3_dec_ring_emit_wreg(struct amdgpu_ring *ring, uint32_t reg, uint32_t val);
void jpeg_v4_0_3_dec_ring_emit_reg_wait(struct amdgpu_ring *ring, uint32_t reg,
uint32_t val, uint32_t mask);
#endif