/* * * Copyright (C) 2016 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included * in all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. */ #ifndef UVD_4_0_D_H #define UVD_4_0_D_H #define ixUVD_CGC_CTRL2 … #define ixUVD_CGC_MEM_CTRL … #define ixUVD_LMI_ADDR_EXT2 … #define ixUVD_LMI_CACHE_CTRL … #define ixUVD_LMI_SWAP_CNTL2 … #define ixUVD_MIF_CURR_ADDR_CONFIG … #define ixUVD_MIF_RECON1_ADDR_CONFIG … #define ixUVD_MIF_REF_ADDR_CONFIG … #define mmUVD_CGC_CTRL … #define mmUVD_CGC_GATE … #define mmUVD_CGC_STATUS … #define mmUVD_CGC_UDEC_STATUS … #define mmUVD_CONTEXT_ID … #define mmUVD_CTX_DATA … #define mmUVD_CTX_INDEX … #define mmUVD_ENGINE_CNTL … #define mmUVD_GPCOM_VCPU_CMD … #define mmUVD_GPCOM_VCPU_DATA0 … #define mmUVD_GPCOM_VCPU_DATA1 … #define mmUVD_GP_SCRATCH4 … #define mmUVD_LMI_ADDR_EXT … #define mmUVD_LMI_CTRL … #define mmUVD_LMI_CTRL2 … #define mmUVD_LMI_EXT40_ADDR … #define mmUVD_LMI_STATUS … #define mmUVD_LMI_SWAP_CNTL … #define mmUVD_MASTINT_EN … #define mmUVD_MPC_CNTL … #define mmUVD_MPC_SET_ALU … #define mmUVD_MPC_SET_MUX … #define mmUVD_MPC_SET_MUXA0 … #define mmUVD_MPC_SET_MUXA1 … #define mmUVD_MPC_SET_MUXB0 … #define mmUVD_MPC_SET_MUXB1 … #define mmUVD_MP_SWAP_CNTL … #define mmUVD_NO_OP … #define mmUVD_PGFSM_CONFIG … #define mmUVD_PGFSM_READ_TILE1 … #define mmUVD_PGFSM_READ_TILE2 … #define mmUVD_POWER_STATUS … #define mmUVD_RBC_IB_BASE … #define mmUVD_RBC_IB_SIZE … #define mmUVD_RBC_IB_SIZE_UPDATE … #define mmUVD_RBC_RB_BASE … #define mmUVD_RBC_RB_CNTL … #define mmUVD_RBC_RB_RPTR … #define mmUVD_RBC_RB_RPTR_ADDR … #define mmUVD_RBC_RB_WPTR … #define mmUVD_RBC_RB_WPTR_CNTL … #define mmUVD_SEMA_ADDR_HIGH … #define mmUVD_SEMA_ADDR_LOW … #define mmUVD_SEMA_CMD … #define mmUVD_SEMA_CNTL … #define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL … #define mmUVD_SEMA_TIMEOUT_STATUS … #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL … #define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL … #define mmUVD_SOFT_RESET … #define mmUVD_STATUS … #define mmUVD_UDEC_ADDR_CONFIG … #define mmUVD_UDEC_DB_ADDR_CONFIG … #define mmUVD_UDEC_DBW_ADDR_CONFIG … #define mmUVD_VCPU_CACHE_OFFSET0 … #define mmUVD_VCPU_CACHE_OFFSET1 … #define mmUVD_VCPU_CACHE_OFFSET2 … #define mmUVD_VCPU_CACHE_SIZE0 … #define mmUVD_VCPU_CACHE_SIZE1 … #define mmUVD_VCPU_CACHE_SIZE2 … #define mmUVD_VCPU_CNTL … #endif
Codebase Browser
linux