// SPDX-License-Identifier: GPL-2.0+
/*
* StarFive JH7110 DPHY RX driver
*
* Copyright (C) 2023 StarFive Technology Co., Ltd.
* Author: Jack Zhu <[email protected]>
* Author: Changhuang Liang <[email protected]>
*/
#include <linux/bitfield.h>
#include <linux/bitops.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/phy/phy.h>
#include <linux/platform_device.h>
#include <linux/pm_runtime.h>
#include <linux/reset.h>
#define STF_DPHY_APBCFGSAIF_SYSCFG(x) (x)
#define STF_DPHY_ENABLE_CLK BIT(6)
#define STF_DPHY_ENABLE_CLK1 BIT(7)
#define STF_DPHY_ENABLE_LAN0 BIT(8)
#define STF_DPHY_ENABLE_LAN1 BIT(9)
#define STF_DPHY_ENABLE_LAN2 BIT(10)
#define STF_DPHY_ENABLE_LAN3 BIT(11)
#define STF_DPHY_LANE_SWAP_CLK GENMASK(22, 20)
#define STF_DPHY_LANE_SWAP_CLK1 GENMASK(25, 23)
#define STF_DPHY_LANE_SWAP_LAN0 GENMASK(28, 26)
#define STF_DPHY_LANE_SWAP_LAN1 GENMASK(31, 29)
#define STF_DPHY_LANE_SWAP_LAN2 GENMASK(2, 0)
#define STF_DPHY_LANE_SWAP_LAN3 GENMASK(5, 3)
#define STF_DPHY_PLL_CLK_SEL GENMASK(21, 12)
#define STF_DPHY_PRECOUNTER_IN_CLK GENMASK(29, 22)
#define STF_DPHY_PRECOUNTER_IN_CLK1 GENMASK(7, 0)
#define STF_DPHY_PRECOUNTER_IN_LAN0 GENMASK(15, 8)
#define STF_DPHY_PRECOUNTER_IN_LAN1 GENMASK(23, 16)
#define STF_DPHY_PRECOUNTER_IN_LAN2 GENMASK(31, 24)
#define STF_DPHY_PRECOUNTER_IN_LAN3 GENMASK(7, 0)
#define STF_DPHY_RX_1C2C_SEL BIT(8)
#define STF_MAP_LANES_NUM 6
struct stf_dphy_info {
/**
* @maps:
*
* Physical lanes and logic lanes mapping table.
*
* The default order is:
* [clk lane0, data lane 0, data lane 1, data lane 2, date lane 3, clk lane 1]
*/
u8 maps[STF_MAP_LANES_NUM];
};
struct stf_dphy {
struct device *dev;
void __iomem *regs;
struct clk *cfg_clk;
struct clk *ref_clk;
struct clk *tx_clk;
struct reset_control *rstc;
struct regulator *mipi_0p9;
struct phy *phy;
const struct stf_dphy_info *info;
};
static int stf_dphy_configure(struct phy *phy, union phy_configure_opts *opts)
{
struct stf_dphy *dphy = phy_get_drvdata(phy);
const struct stf_dphy_info *info = dphy->info;
writel(FIELD_PREP(STF_DPHY_ENABLE_CLK, 1) |
FIELD_PREP(STF_DPHY_ENABLE_CLK1, 1) |
FIELD_PREP(STF_DPHY_ENABLE_LAN0, 1) |
FIELD_PREP(STF_DPHY_ENABLE_LAN1, 1) |
FIELD_PREP(STF_DPHY_ENABLE_LAN2, 1) |
FIELD_PREP(STF_DPHY_ENABLE_LAN3, 1) |
FIELD_PREP(STF_DPHY_LANE_SWAP_CLK, info->maps[0]) |
FIELD_PREP(STF_DPHY_LANE_SWAP_CLK1, info->maps[5]) |
FIELD_PREP(STF_DPHY_LANE_SWAP_LAN0, info->maps[1]) |
FIELD_PREP(STF_DPHY_LANE_SWAP_LAN1, info->maps[2]),
dphy->regs + STF_DPHY_APBCFGSAIF_SYSCFG(188));
writel(FIELD_PREP(STF_DPHY_LANE_SWAP_LAN2, info->maps[3]) |
FIELD_PREP(STF_DPHY_LANE_SWAP_LAN3, info->maps[4]) |
FIELD_PREP(STF_DPHY_PRECOUNTER_IN_CLK, 8),
dphy->regs + STF_DPHY_APBCFGSAIF_SYSCFG(192));
writel(FIELD_PREP(STF_DPHY_PRECOUNTER_IN_CLK1, 8) |
FIELD_PREP(STF_DPHY_PRECOUNTER_IN_LAN0, 7) |
FIELD_PREP(STF_DPHY_PRECOUNTER_IN_LAN1, 7) |
FIELD_PREP(STF_DPHY_PRECOUNTER_IN_LAN2, 7),
dphy->regs + STF_DPHY_APBCFGSAIF_SYSCFG(196));
writel(FIELD_PREP(STF_DPHY_PRECOUNTER_IN_LAN3, 7),
dphy->regs + STF_DPHY_APBCFGSAIF_SYSCFG(200));
return 0;
}
static int stf_dphy_power_on(struct phy *phy)
{
struct stf_dphy *dphy = phy_get_drvdata(phy);
int ret;
ret = pm_runtime_resume_and_get(dphy->dev);
if (ret < 0)
return ret;
ret = regulator_enable(dphy->mipi_0p9);
if (ret) {
pm_runtime_put(dphy->dev);
return ret;
}
clk_set_rate(dphy->cfg_clk, 99000000);
clk_set_rate(dphy->ref_clk, 49500000);
clk_set_rate(dphy->tx_clk, 19800000);
reset_control_deassert(dphy->rstc);
return 0;
}
static int stf_dphy_power_off(struct phy *phy)
{
struct stf_dphy *dphy = phy_get_drvdata(phy);
reset_control_assert(dphy->rstc);
regulator_disable(dphy->mipi_0p9);
pm_runtime_put_sync(dphy->dev);
return 0;
}
static const struct phy_ops stf_dphy_ops = {
.configure = stf_dphy_configure,
.power_on = stf_dphy_power_on,
.power_off = stf_dphy_power_off,
};
static int stf_dphy_probe(struct platform_device *pdev)
{
struct phy_provider *phy_provider;
struct stf_dphy *dphy;
dphy = devm_kzalloc(&pdev->dev, sizeof(*dphy), GFP_KERNEL);
if (!dphy)
return -ENOMEM;
dphy->info = of_device_get_match_data(&pdev->dev);
dev_set_drvdata(&pdev->dev, dphy);
dphy->dev = &pdev->dev;
dphy->regs = devm_platform_ioremap_resource(pdev, 0);
if (IS_ERR(dphy->regs))
return PTR_ERR(dphy->regs);
dphy->cfg_clk = devm_clk_get(&pdev->dev, "cfg");
if (IS_ERR(dphy->cfg_clk))
return PTR_ERR(dphy->cfg_clk);
dphy->ref_clk = devm_clk_get(&pdev->dev, "ref");
if (IS_ERR(dphy->ref_clk))
return PTR_ERR(dphy->ref_clk);
dphy->tx_clk = devm_clk_get(&pdev->dev, "tx");
if (IS_ERR(dphy->tx_clk))
return PTR_ERR(dphy->tx_clk);
dphy->rstc = devm_reset_control_array_get_exclusive(&pdev->dev);
if (IS_ERR(dphy->rstc))
return PTR_ERR(dphy->rstc);
dphy->mipi_0p9 = devm_regulator_get(&pdev->dev, "mipi_0p9");
if (IS_ERR(dphy->mipi_0p9))
return PTR_ERR(dphy->mipi_0p9);
dphy->phy = devm_phy_create(&pdev->dev, NULL, &stf_dphy_ops);
if (IS_ERR(dphy->phy)) {
dev_err(&pdev->dev, "Failed to create PHY\n");
return PTR_ERR(dphy->phy);
}
pm_runtime_enable(&pdev->dev);
phy_set_drvdata(dphy->phy, dphy);
phy_provider = devm_of_phy_provider_register(&pdev->dev,
of_phy_simple_xlate);
return PTR_ERR_OR_ZERO(phy_provider);
}
static const struct stf_dphy_info starfive_dphy_info = {
.maps = {4, 0, 1, 2, 3, 5},
};
static const struct of_device_id stf_dphy_dt_ids[] = {
{
.compatible = "starfive,jh7110-dphy-rx",
.data = &starfive_dphy_info,
},
{ /* sentinel */ },
};
MODULE_DEVICE_TABLE(of, stf_dphy_dt_ids);
static struct platform_driver stf_dphy_driver = {
.probe = stf_dphy_probe,
.driver = {
.name = "starfive-dphy-rx",
.of_match_table = stf_dphy_dt_ids,
},
};
module_platform_driver(stf_dphy_driver);
MODULE_AUTHOR("Jack Zhu <[email protected]>");
MODULE_AUTHOR("Changhuang Liang <[email protected]>");
MODULE_DESCRIPTION("StarFive JH7110 DPHY RX driver");
MODULE_LICENSE("GPL");
Codebase Browser
linux