; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+f \
; RUN: -verify-machineinstrs -target-abi=ilp32f \
; RUN: | FileCheck -check-prefix=RV32IF %s
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+zfinx \
; RUN: -verify-machineinstrs -target-abi=ilp32 \
; RUN: | FileCheck -check-prefix=RV32IZFINX %s
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+d \
; RUN: -verify-machineinstrs -target-abi=ilp32f \
; RUN: | FileCheck -check-prefix=RV32IF %s
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+f \
; RUN: -verify-machineinstrs -target-abi=lp64f \
; RUN: | FileCheck -check-prefix=RV64IF %s
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+zfinx \
; RUN: -verify-machineinstrs -target-abi=lp64 \
; RUN: | FileCheck -check-prefix=RV64IZFINX %s
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+d \
; RUN: -verify-machineinstrs -target-abi=lp64d \
; RUN: | FileCheck -check-prefix=RV64IF %s
declare float @llvm.minimum.f32(float, float)
define float @fminimum_f32(float %a, float %b) nounwind {
; RV32IF-LABEL: fminimum_f32:
; RV32IF: # %bb.0:
; RV32IF-NEXT: feq.s a0, fa0, fa0
; RV32IF-NEXT: fmv.s fa5, fa1
; RV32IF-NEXT: beqz a0, .LBB0_3
; RV32IF-NEXT: # %bb.1:
; RV32IF-NEXT: feq.s a0, fa1, fa1
; RV32IF-NEXT: beqz a0, .LBB0_4
; RV32IF-NEXT: .LBB0_2:
; RV32IF-NEXT: fmin.s fa0, fa0, fa5
; RV32IF-NEXT: ret
; RV32IF-NEXT: .LBB0_3:
; RV32IF-NEXT: fmv.s fa5, fa0
; RV32IF-NEXT: feq.s a0, fa1, fa1
; RV32IF-NEXT: bnez a0, .LBB0_2
; RV32IF-NEXT: .LBB0_4:
; RV32IF-NEXT: fmin.s fa0, fa1, fa5
; RV32IF-NEXT: ret
;
; RV32IZFINX-LABEL: fminimum_f32:
; RV32IZFINX: # %bb.0:
; RV32IZFINX-NEXT: feq.s a3, a0, a0
; RV32IZFINX-NEXT: mv a2, a1
; RV32IZFINX-NEXT: beqz a3, .LBB0_3
; RV32IZFINX-NEXT: # %bb.1:
; RV32IZFINX-NEXT: feq.s a3, a1, a1
; RV32IZFINX-NEXT: beqz a3, .LBB0_4
; RV32IZFINX-NEXT: .LBB0_2:
; RV32IZFINX-NEXT: fmin.s a0, a0, a2
; RV32IZFINX-NEXT: ret
; RV32IZFINX-NEXT: .LBB0_3:
; RV32IZFINX-NEXT: mv a2, a0
; RV32IZFINX-NEXT: feq.s a3, a1, a1
; RV32IZFINX-NEXT: bnez a3, .LBB0_2
; RV32IZFINX-NEXT: .LBB0_4:
; RV32IZFINX-NEXT: fmin.s a0, a1, a2
; RV32IZFINX-NEXT: ret
;
; RV64IF-LABEL: fminimum_f32:
; RV64IF: # %bb.0:
; RV64IF-NEXT: feq.s a0, fa0, fa0
; RV64IF-NEXT: fmv.s fa5, fa1
; RV64IF-NEXT: beqz a0, .LBB0_3
; RV64IF-NEXT: # %bb.1:
; RV64IF-NEXT: feq.s a0, fa1, fa1
; RV64IF-NEXT: beqz a0, .LBB0_4
; RV64IF-NEXT: .LBB0_2:
; RV64IF-NEXT: fmin.s fa0, fa0, fa5
; RV64IF-NEXT: ret
; RV64IF-NEXT: .LBB0_3:
; RV64IF-NEXT: fmv.s fa5, fa0
; RV64IF-NEXT: feq.s a0, fa1, fa1
; RV64IF-NEXT: bnez a0, .LBB0_2
; RV64IF-NEXT: .LBB0_4:
; RV64IF-NEXT: fmin.s fa0, fa1, fa5
; RV64IF-NEXT: ret
;
; RV64IZFINX-LABEL: fminimum_f32:
; RV64IZFINX: # %bb.0:
; RV64IZFINX-NEXT: feq.s a3, a0, a0
; RV64IZFINX-NEXT: mv a2, a1
; RV64IZFINX-NEXT: beqz a3, .LBB0_3
; RV64IZFINX-NEXT: # %bb.1:
; RV64IZFINX-NEXT: feq.s a3, a1, a1
; RV64IZFINX-NEXT: beqz a3, .LBB0_4
; RV64IZFINX-NEXT: .LBB0_2:
; RV64IZFINX-NEXT: fmin.s a0, a0, a2
; RV64IZFINX-NEXT: ret
; RV64IZFINX-NEXT: .LBB0_3:
; RV64IZFINX-NEXT: mv a2, a0
; RV64IZFINX-NEXT: feq.s a3, a1, a1
; RV64IZFINX-NEXT: bnez a3, .LBB0_2
; RV64IZFINX-NEXT: .LBB0_4:
; RV64IZFINX-NEXT: fmin.s a0, a1, a2
; RV64IZFINX-NEXT: ret
%1 = call float @llvm.minimum.f32(float %a, float %b)
ret float %1
}
declare float @llvm.maximum.f32(float, float)
define float @fmaximum_f32(float %a, float %b) nounwind {
; RV32IF-LABEL: fmaximum_f32:
; RV32IF: # %bb.0:
; RV32IF-NEXT: feq.s a0, fa0, fa0
; RV32IF-NEXT: fmv.s fa5, fa1
; RV32IF-NEXT: beqz a0, .LBB1_3
; RV32IF-NEXT: # %bb.1:
; RV32IF-NEXT: feq.s a0, fa1, fa1
; RV32IF-NEXT: beqz a0, .LBB1_4
; RV32IF-NEXT: .LBB1_2:
; RV32IF-NEXT: fmax.s fa0, fa0, fa5
; RV32IF-NEXT: ret
; RV32IF-NEXT: .LBB1_3:
; RV32IF-NEXT: fmv.s fa5, fa0
; RV32IF-NEXT: feq.s a0, fa1, fa1
; RV32IF-NEXT: bnez a0, .LBB1_2
; RV32IF-NEXT: .LBB1_4:
; RV32IF-NEXT: fmax.s fa0, fa1, fa5
; RV32IF-NEXT: ret
;
; RV32IZFINX-LABEL: fmaximum_f32:
; RV32IZFINX: # %bb.0:
; RV32IZFINX-NEXT: feq.s a3, a0, a0
; RV32IZFINX-NEXT: mv a2, a1
; RV32IZFINX-NEXT: beqz a3, .LBB1_3
; RV32IZFINX-NEXT: # %bb.1:
; RV32IZFINX-NEXT: feq.s a3, a1, a1
; RV32IZFINX-NEXT: beqz a3, .LBB1_4
; RV32IZFINX-NEXT: .LBB1_2:
; RV32IZFINX-NEXT: fmax.s a0, a0, a2
; RV32IZFINX-NEXT: ret
; RV32IZFINX-NEXT: .LBB1_3:
; RV32IZFINX-NEXT: mv a2, a0
; RV32IZFINX-NEXT: feq.s a3, a1, a1
; RV32IZFINX-NEXT: bnez a3, .LBB1_2
; RV32IZFINX-NEXT: .LBB1_4:
; RV32IZFINX-NEXT: fmax.s a0, a1, a2
; RV32IZFINX-NEXT: ret
;
; RV64IF-LABEL: fmaximum_f32:
; RV64IF: # %bb.0:
; RV64IF-NEXT: feq.s a0, fa0, fa0
; RV64IF-NEXT: fmv.s fa5, fa1
; RV64IF-NEXT: beqz a0, .LBB1_3
; RV64IF-NEXT: # %bb.1:
; RV64IF-NEXT: feq.s a0, fa1, fa1
; RV64IF-NEXT: beqz a0, .LBB1_4
; RV64IF-NEXT: .LBB1_2:
; RV64IF-NEXT: fmax.s fa0, fa0, fa5
; RV64IF-NEXT: ret
; RV64IF-NEXT: .LBB1_3:
; RV64IF-NEXT: fmv.s fa5, fa0
; RV64IF-NEXT: feq.s a0, fa1, fa1
; RV64IF-NEXT: bnez a0, .LBB1_2
; RV64IF-NEXT: .LBB1_4:
; RV64IF-NEXT: fmax.s fa0, fa1, fa5
; RV64IF-NEXT: ret
;
; RV64IZFINX-LABEL: fmaximum_f32:
; RV64IZFINX: # %bb.0:
; RV64IZFINX-NEXT: feq.s a3, a0, a0
; RV64IZFINX-NEXT: mv a2, a1
; RV64IZFINX-NEXT: beqz a3, .LBB1_3
; RV64IZFINX-NEXT: # %bb.1:
; RV64IZFINX-NEXT: feq.s a3, a1, a1
; RV64IZFINX-NEXT: beqz a3, .LBB1_4
; RV64IZFINX-NEXT: .LBB1_2:
; RV64IZFINX-NEXT: fmax.s a0, a0, a2
; RV64IZFINX-NEXT: ret
; RV64IZFINX-NEXT: .LBB1_3:
; RV64IZFINX-NEXT: mv a2, a0
; RV64IZFINX-NEXT: feq.s a3, a1, a1
; RV64IZFINX-NEXT: bnez a3, .LBB1_2
; RV64IZFINX-NEXT: .LBB1_4:
; RV64IZFINX-NEXT: fmax.s a0, a1, a2
; RV64IZFINX-NEXT: ret
%1 = call float @llvm.maximum.f32(float %a, float %b)
ret float %1
}
define float @fminimum_nnan_f32(float %a, float %b) nounwind {
; RV32IF-LABEL: fminimum_nnan_f32:
; RV32IF: # %bb.0:
; RV32IF-NEXT: fmin.s fa0, fa0, fa1
; RV32IF-NEXT: ret
;
; RV32IZFINX-LABEL: fminimum_nnan_f32:
; RV32IZFINX: # %bb.0:
; RV32IZFINX-NEXT: fmin.s a0, a0, a1
; RV32IZFINX-NEXT: ret
;
; RV64IF-LABEL: fminimum_nnan_f32:
; RV64IF: # %bb.0:
; RV64IF-NEXT: fmin.s fa0, fa0, fa1
; RV64IF-NEXT: ret
;
; RV64IZFINX-LABEL: fminimum_nnan_f32:
; RV64IZFINX: # %bb.0:
; RV64IZFINX-NEXT: fmin.s a0, a0, a1
; RV64IZFINX-NEXT: ret
%1 = call nnan float @llvm.minimum.f32(float %a, float %b)
ret float %1
}
define float @fmaximum_nnan_f32(float %a, float %b) nounwind {
; RV32IF-LABEL: fmaximum_nnan_f32:
; RV32IF: # %bb.0:
; RV32IF-NEXT: fmax.s fa0, fa0, fa1
; RV32IF-NEXT: ret
;
; RV32IZFINX-LABEL: fmaximum_nnan_f32:
; RV32IZFINX: # %bb.0:
; RV32IZFINX-NEXT: fmax.s a0, a0, a1
; RV32IZFINX-NEXT: ret
;
; RV64IF-LABEL: fmaximum_nnan_f32:
; RV64IF: # %bb.0:
; RV64IF-NEXT: fmax.s fa0, fa0, fa1
; RV64IF-NEXT: ret
;
; RV64IZFINX-LABEL: fmaximum_nnan_f32:
; RV64IZFINX: # %bb.0:
; RV64IZFINX-NEXT: fmax.s a0, a0, a1
; RV64IZFINX-NEXT: ret
%1 = call nnan float @llvm.maximum.f32(float %a, float %b)
ret float %1
}
define float @fminimum_nnan_attr_f32(float %a, float %b) nounwind "no-nans-fp-math"="true" {
; RV32IF-LABEL: fminimum_nnan_attr_f32:
; RV32IF: # %bb.0:
; RV32IF-NEXT: fmin.s fa0, fa0, fa1
; RV32IF-NEXT: ret
;
; RV32IZFINX-LABEL: fminimum_nnan_attr_f32:
; RV32IZFINX: # %bb.0:
; RV32IZFINX-NEXT: fmin.s a0, a0, a1
; RV32IZFINX-NEXT: ret
;
; RV64IF-LABEL: fminimum_nnan_attr_f32:
; RV64IF: # %bb.0:
; RV64IF-NEXT: fmin.s fa0, fa0, fa1
; RV64IF-NEXT: ret
;
; RV64IZFINX-LABEL: fminimum_nnan_attr_f32:
; RV64IZFINX: # %bb.0:
; RV64IZFINX-NEXT: fmin.s a0, a0, a1
; RV64IZFINX-NEXT: ret
%1 = call float @llvm.minimum.f32(float %a, float %b)
ret float %1
}
define float @fminimum_nnan_op_f32(float %a, float %b) nounwind {
; RV32IF-LABEL: fminimum_nnan_op_f32:
; RV32IF: # %bb.0:
; RV32IF-NEXT: feq.s a0, fa0, fa0
; RV32IF-NEXT: bnez a0, .LBB5_2
; RV32IF-NEXT: # %bb.1:
; RV32IF-NEXT: fmin.s fa0, fa0, fa0
; RV32IF-NEXT: ret
; RV32IF-NEXT: .LBB5_2:
; RV32IF-NEXT: fadd.s fa5, fa0, fa0
; RV32IF-NEXT: fmin.s fa0, fa0, fa5
; RV32IF-NEXT: ret
;
; RV32IZFINX-LABEL: fminimum_nnan_op_f32:
; RV32IZFINX: # %bb.0:
; RV32IZFINX-NEXT: feq.s a1, a0, a0
; RV32IZFINX-NEXT: bnez a1, .LBB5_2
; RV32IZFINX-NEXT: # %bb.1:
; RV32IZFINX-NEXT: fmin.s a0, a0, a0
; RV32IZFINX-NEXT: ret
; RV32IZFINX-NEXT: .LBB5_2:
; RV32IZFINX-NEXT: fadd.s a1, a0, a0
; RV32IZFINX-NEXT: fmin.s a0, a0, a1
; RV32IZFINX-NEXT: ret
;
; RV64IF-LABEL: fminimum_nnan_op_f32:
; RV64IF: # %bb.0:
; RV64IF-NEXT: feq.s a0, fa0, fa0
; RV64IF-NEXT: bnez a0, .LBB5_2
; RV64IF-NEXT: # %bb.1:
; RV64IF-NEXT: fmin.s fa0, fa0, fa0
; RV64IF-NEXT: ret
; RV64IF-NEXT: .LBB5_2:
; RV64IF-NEXT: fadd.s fa5, fa0, fa0
; RV64IF-NEXT: fmin.s fa0, fa0, fa5
; RV64IF-NEXT: ret
;
; RV64IZFINX-LABEL: fminimum_nnan_op_f32:
; RV64IZFINX: # %bb.0:
; RV64IZFINX-NEXT: feq.s a1, a0, a0
; RV64IZFINX-NEXT: bnez a1, .LBB5_2
; RV64IZFINX-NEXT: # %bb.1:
; RV64IZFINX-NEXT: fmin.s a0, a0, a0
; RV64IZFINX-NEXT: ret
; RV64IZFINX-NEXT: .LBB5_2:
; RV64IZFINX-NEXT: fadd.s a1, a0, a0
; RV64IZFINX-NEXT: fmin.s a0, a0, a1
; RV64IZFINX-NEXT: ret
%c = fadd nnan float %a, %a
%1 = call float @llvm.minimum.f32(float %a, float %c)
ret float %1
}
define float @fmaximum_nnan_op_f32(float %a, float %b) nounwind {
; RV32IF-LABEL: fmaximum_nnan_op_f32:
; RV32IF: # %bb.0:
; RV32IF-NEXT: fadd.s fa5, fa0, fa1
; RV32IF-NEXT: fsub.s fa4, fa0, fa1
; RV32IF-NEXT: fmax.s fa0, fa5, fa4
; RV32IF-NEXT: ret
;
; RV32IZFINX-LABEL: fmaximum_nnan_op_f32:
; RV32IZFINX: # %bb.0:
; RV32IZFINX-NEXT: fadd.s a2, a0, a1
; RV32IZFINX-NEXT: fsub.s a0, a0, a1
; RV32IZFINX-NEXT: fmax.s a0, a2, a0
; RV32IZFINX-NEXT: ret
;
; RV64IF-LABEL: fmaximum_nnan_op_f32:
; RV64IF: # %bb.0:
; RV64IF-NEXT: fadd.s fa5, fa0, fa1
; RV64IF-NEXT: fsub.s fa4, fa0, fa1
; RV64IF-NEXT: fmax.s fa0, fa5, fa4
; RV64IF-NEXT: ret
;
; RV64IZFINX-LABEL: fmaximum_nnan_op_f32:
; RV64IZFINX: # %bb.0:
; RV64IZFINX-NEXT: fadd.s a2, a0, a1
; RV64IZFINX-NEXT: fsub.s a0, a0, a1
; RV64IZFINX-NEXT: fmax.s a0, a2, a0
; RV64IZFINX-NEXT: ret
%c = fadd nnan float %a, %b
%d = fsub nnan float %a, %b
%1 = call float @llvm.maximum.f32(float %c, float %d)
ret float %1
}
Codebase Browser
llvm