; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -passes=slp-vectorizer,dce -S -mtriple=x86_64-apple-macosx10.8.0 -mcpu=corei7-avx | FileCheck %s
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-apple-macosx10.8.0"
; double foo(ptr restrict b, ptr restrict a, int n, int m) {
; double r=a[1];
; double g=a[0];
; double x;
; for (int i=0; i < 100; i++) {
; r += 10;
; g += 10;
; r *= 4;
; g *= 4;
; x = g; <----- external user!
; r += 4;
; g += 4;
; }
; b[0] = g;
; b[1] = r;
;
; return x; <-- must extract here!
; }
define double @ext_user(ptr noalias nocapture %B, ptr noalias nocapture %A, i32 %n, i32 %m) {
; CHECK-LABEL: @ext_user(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[TMP1:%.*]] = load <2 x double>, ptr [[A:%.*]], align 8
; CHECK-NEXT: br label [[FOR_BODY:%.*]]
; CHECK: for.body:
; CHECK-NEXT: [[I_020:%.*]] = phi i32 [ 0, [[ENTRY:%.*]] ], [ [[INC:%.*]], [[FOR_BODY]] ]
; CHECK-NEXT: [[TMP2:%.*]] = phi <2 x double> [ [[TMP1]], [[ENTRY]] ], [ [[TMP5:%.*]], [[FOR_BODY]] ]
; CHECK-NEXT: [[TMP3:%.*]] = fadd <2 x double> [[TMP2]], <double 1.000000e+01, double 1.000000e+01>
; CHECK-NEXT: [[TMP4:%.*]] = fmul <2 x double> [[TMP3]], <double 4.000000e+00, double 4.000000e+00>
; CHECK-NEXT: [[TMP5]] = fadd <2 x double> [[TMP4]], <double 4.000000e+00, double 4.000000e+00>
; CHECK-NEXT: [[INC]] = add nsw i32 [[I_020]], 1
; CHECK-NEXT: [[EXITCOND:%.*]] = icmp eq i32 [[INC]], 100
; CHECK-NEXT: br i1 [[EXITCOND]], label [[FOR_END:%.*]], label [[FOR_BODY]]
; CHECK: for.end:
; CHECK-NEXT: store <2 x double> [[TMP5]], ptr [[B:%.*]], align 8
; CHECK-NEXT: [[TMP7:%.*]] = extractelement <2 x double> [[TMP4]], i32 0
; CHECK-NEXT: ret double [[TMP7]]
;
entry:
%arrayidx = getelementptr inbounds double, ptr %A, i64 1
%0 = load double, ptr %arrayidx, align 8
%1 = load double, ptr %A, align 8
br label %for.body
for.body: ; preds = %for.body, %entry
%i.020 = phi i32 [ 0, %entry ], [ %inc, %for.body ]
%G.019 = phi double [ %1, %entry ], [ %add5, %for.body ]
%R.018 = phi double [ %0, %entry ], [ %add4, %for.body ]
%add = fadd double %R.018, 1.000000e+01
%add2 = fadd double %G.019, 1.000000e+01
%mul = fmul double %add, 4.000000e+00
%mul3 = fmul double %add2, 4.000000e+00
%add4 = fadd double %mul, 4.000000e+00
%add5 = fadd double %mul3, 4.000000e+00
%inc = add nsw i32 %i.020, 1
%exitcond = icmp eq i32 %inc, 100
br i1 %exitcond, label %for.end, label %for.body
for.end: ; preds = %for.body
store double %add5, ptr %B, align 8
%arrayidx7 = getelementptr inbounds double, ptr %B, i64 1
store double %add4, ptr %arrayidx7, align 8
ret double %mul3
}
; A need-to-gather entry cannot be an external use of the scalar element.
; Instead the insertelement instructions of the need-to-gather entry are the
; external users.
; This test would assert because we would keep the scalar fpext and fadd alive.
; PR18129
define i32 @needtogather(ptr noalias %a, ptr noalias %b, ptr noalias %c,
; CHECK-LABEL: @needtogather(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[D:%.*]], align 4
; CHECK-NEXT: [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
; CHECK-NEXT: [[TMP1:%.*]] = load float, ptr [[C:%.*]], align 4
; CHECK-NEXT: [[SUB:%.*]] = fsub float 0.000000e+00, [[TMP1]]
; CHECK-NEXT: [[MUL:%.*]] = fmul float [[SUB]], 0.000000e+00
; CHECK-NEXT: [[ADD:%.*]] = fadd float [[CONV]], [[MUL]]
; CHECK-NEXT: [[CONV1:%.*]] = fpext float [[ADD]] to double
; CHECK-NEXT: [[SUB3:%.*]] = fsub float 1.000000e+00, [[TMP1]]
; CHECK-NEXT: [[MUL4:%.*]] = fmul float [[SUB3]], 0.000000e+00
; CHECK-NEXT: [[ADD5:%.*]] = fadd float [[CONV]], [[MUL4]]
; CHECK-NEXT: [[CONV6:%.*]] = fpext float [[ADD5]] to double
; CHECK-NEXT: [[TOBOOL:%.*]] = fcmp une float [[ADD]], 0.000000e+00
; CHECK-NEXT: br i1 [[TOBOOL]], label [[IF_THEN:%.*]], label [[IF_END:%.*]]
; CHECK: if.then:
; CHECK-NEXT: br label [[IF_END]]
; CHECK: if.end:
; CHECK-NEXT: [[STOREMERGE:%.*]] = phi double [ [[CONV6]], [[IF_THEN]] ], [ [[CONV1]], [[ENTRY:%.*]] ]
; CHECK-NEXT: [[E_0:%.*]] = phi double [ [[CONV1]], [[IF_THEN]] ], [ [[CONV6]], [[ENTRY]] ]
; CHECK-NEXT: store double [[STOREMERGE]], ptr [[A:%.*]], align 8
; CHECK-NEXT: [[CONV7:%.*]] = fptosi double [[E_0]] to i32
; CHECK-NEXT: store i32 [[CONV7]], ptr [[B:%.*]], align 4
; CHECK-NEXT: ret i32 undef
;
ptr noalias %d) {
entry:
%0 = load i32, ptr %d, align 4
%conv = sitofp i32 %0 to float
%1 = load float, ptr %c
%sub = fsub float 0.000000e+00, %1
%mul = fmul float %sub, 0.000000e+00
%add = fadd float %conv, %mul
%conv1 = fpext float %add to double
%sub3 = fsub float 1.000000e+00, %1
%mul4 = fmul float %sub3, 0.000000e+00
%add5 = fadd float %conv, %mul4
%conv6 = fpext float %add5 to double
%tobool = fcmp une float %add, 0.000000e+00
br i1 %tobool, label %if.then, label %if.end
if.then:
br label %if.end
if.end:
%storemerge = phi double [ %conv6, %if.then ], [ %conv1, %entry ]
%e.0 = phi double [ %conv1, %if.then ], [ %conv6, %entry ]
store double %storemerge, ptr %a, align 8
%conv7 = fptosi double %e.0 to i32
store i32 %conv7, ptr %b, align 4
ret i32 undef
}
Codebase Browser
llvm