llvm/llvm/test/MC/Disassembler/RISCV/invalid-instruction.txt

# RUN: not llvm-mc -disassemble -triple=riscv32 -mattr=+c < %s 2>&1 | FileCheck %s
# RUN: not llvm-mc -disassemble -triple=riscv64 -mattr=+c < %s 2>&1 | FileCheck %s
#
# Test generated by a LLVM MC Disassembler Protocol Buffer Fuzzer
# for the RISC-V assembly language.

# This should not decode as c.addi16sp with 0 imm when compression is enabled.
[0x01 0x61]
# CHECK: warning: invalid instruction encoding