/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\ |* *| |* Target Instruction Enum Values and Descriptors *| |* *| |* Automatically generated file, do not edit! *| |* *| \*===----------------------------------------------------------------------===*/ #ifdef GET_INSTRINFO_ENUM #undef GET_INSTRINFO_ENUM namespace llvm { namespace LoongArch { enum { … }; } // end namespace LoongArch } // end namespace llvm #endif // GET_INSTRINFO_ENUM #ifdef GET_INSTRINFO_SCHED_ENUM #undef GET_INSTRINFO_SCHED_ENUM namespace llvm { namespace LoongArch { namespace Sched { enum { NoInstrModel = 0, SCHED_LIST_END = 1 }; } // end namespace Sched } // end namespace LoongArch } // end namespace llvm #endif // GET_INSTRINFO_SCHED_ENUM #if defined(GET_INSTRINFO_MC_DESC) || defined(GET_INSTRINFO_CTOR_DTOR) namespace llvm { struct LoongArchInstrTable { MCInstrDesc Insts[2436]; static_assert(alignof(MCInstrDesc) >= alignof(MCOperandInfo), "Unwanted padding between Insts and OperandInfo"); MCOperandInfo OperandInfo[417]; static_assert(alignof(MCOperandInfo) >= alignof(MCPhysReg), "Unwanted padding between OperandInfo and ImplicitOps"); MCPhysReg ImplicitOps[8]; }; } // end namespace llvm #endif // defined(GET_INSTRINFO_MC_DESC) || defined(GET_INSTRINFO_CTOR_DTOR) #ifdef GET_INSTRINFO_MC_DESC #undef GET_INSTRINFO_MC_DESC namespace llvm { static_assert(sizeof(MCOperandInfo) % sizeof(MCPhysReg) == 0); static constexpr unsigned LoongArchImpOpBase = sizeof LoongArchInstrTable::OperandInfo / (sizeof(MCPhysReg)); extern const LoongArchInstrTable LoongArchDescs = { { { 2435, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2435 = XVXOR_V { 2434, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2434 = XVXORI_B { 2433, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2433 = XVSUB_W { 2432, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2432 = XVSUB_Q { 2431, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2431 = XVSUB_H { 2430, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2430 = XVSUB_D { 2429, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2429 = XVSUB_B { 2428, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2428 = XVSUBWOD_W_HU { 2427, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2427 = XVSUBWOD_W_H { 2426, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2426 = XVSUBWOD_Q_DU { 2425, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2425 = XVSUBWOD_Q_D { 2424, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2424 = XVSUBWOD_H_BU { 2423, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2423 = XVSUBWOD_H_B { 2422, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2422 = XVSUBWOD_D_WU { 2421, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2421 = XVSUBWOD_D_W { 2420, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2420 = XVSUBWEV_W_HU { 2419, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2419 = XVSUBWEV_W_H { 2418, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2418 = XVSUBWEV_Q_DU { 2417, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2417 = XVSUBWEV_Q_D { 2416, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2416 = XVSUBWEV_H_BU { 2415, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2415 = XVSUBWEV_H_B { 2414, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2414 = XVSUBWEV_D_WU { 2413, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2413 = XVSUBWEV_D_W { 2412, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2412 = XVSUBI_WU { 2411, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2411 = XVSUBI_HU { 2410, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2410 = XVSUBI_DU { 2409, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2409 = XVSUBI_BU { 2408, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 400, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #2408 = XVSTX { 2407, 4, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 413, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #2407 = XVSTELM_W { 2406, 4, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 413, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #2406 = XVSTELM_H { 2405, 4, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 413, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #2405 = XVSTELM_D { 2404, 4, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 413, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #2404 = XVSTELM_B { 2403, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 397, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #2403 = XVST { 2402, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2402 = XVSSUB_WU { 2401, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2401 = XVSSUB_W { 2400, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2400 = XVSSUB_HU { 2399, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2399 = XVSSUB_H { 2398, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2398 = XVSSUB_DU { 2397, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2397 = XVSSUB_D { 2396, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2396 = XVSSUB_BU { 2395, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2395 = XVSSUB_B { 2394, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2394 = XVSSRLRN_W_D { 2393, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2393 = XVSSRLRN_WU_D { 2392, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2392 = XVSSRLRN_H_W { 2391, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2391 = XVSSRLRN_HU_W { 2390, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2390 = XVSSRLRN_B_H { 2389, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2389 = XVSSRLRN_BU_H { 2388, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2388 = XVSSRLRNI_W_D { 2387, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2387 = XVSSRLRNI_WU_D { 2386, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2386 = XVSSRLRNI_H_W { 2385, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2385 = XVSSRLRNI_HU_W { 2384, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2384 = XVSSRLRNI_D_Q { 2383, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2383 = XVSSRLRNI_DU_Q { 2382, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2382 = XVSSRLRNI_B_H { 2381, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2381 = XVSSRLRNI_BU_H { 2380, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2380 = XVSSRLN_W_D { 2379, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2379 = XVSSRLN_WU_D { 2378, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2378 = XVSSRLN_H_W { 2377, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2377 = XVSSRLN_HU_W { 2376, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2376 = XVSSRLN_B_H { 2375, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2375 = XVSSRLN_BU_H { 2374, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2374 = XVSSRLNI_W_D { 2373, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2373 = XVSSRLNI_WU_D { 2372, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2372 = XVSSRLNI_H_W { 2371, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2371 = XVSSRLNI_HU_W { 2370, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2370 = XVSSRLNI_D_Q { 2369, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2369 = XVSSRLNI_DU_Q { 2368, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2368 = XVSSRLNI_B_H { 2367, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2367 = XVSSRLNI_BU_H { 2366, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2366 = XVSSRARN_W_D { 2365, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2365 = XVSSRARN_WU_D { 2364, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2364 = XVSSRARN_H_W { 2363, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2363 = XVSSRARN_HU_W { 2362, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2362 = XVSSRARN_B_H { 2361, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2361 = XVSSRARN_BU_H { 2360, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2360 = XVSSRARNI_W_D { 2359, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2359 = XVSSRARNI_WU_D { 2358, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2358 = XVSSRARNI_H_W { 2357, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2357 = XVSSRARNI_HU_W { 2356, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2356 = XVSSRARNI_D_Q { 2355, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2355 = XVSSRARNI_DU_Q { 2354, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2354 = XVSSRARNI_B_H { 2353, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2353 = XVSSRARNI_BU_H { 2352, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2352 = XVSSRAN_W_D { 2351, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2351 = XVSSRAN_WU_D { 2350, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2350 = XVSSRAN_H_W { 2349, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2349 = XVSSRAN_HU_W { 2348, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2348 = XVSSRAN_B_H { 2347, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2347 = XVSSRAN_BU_H { 2346, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2346 = XVSSRANI_W_D { 2345, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2345 = XVSSRANI_WU_D { 2344, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2344 = XVSSRANI_H_W { 2343, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2343 = XVSSRANI_HU_W { 2342, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2342 = XVSSRANI_D_Q { 2341, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2341 = XVSSRANI_DU_Q { 2340, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2340 = XVSSRANI_B_H { 2339, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2339 = XVSSRANI_BU_H { 2338, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2338 = XVSRL_W { 2337, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2337 = XVSRL_H { 2336, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2336 = XVSRL_D { 2335, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2335 = XVSRL_B { 2334, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2334 = XVSRLR_W { 2333, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2333 = XVSRLR_H { 2332, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2332 = XVSRLR_D { 2331, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2331 = XVSRLR_B { 2330, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2330 = XVSRLRN_W_D { 2329, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2329 = XVSRLRN_H_W { 2328, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2328 = XVSRLRN_B_H { 2327, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2327 = XVSRLRNI_W_D { 2326, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2326 = XVSRLRNI_H_W { 2325, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2325 = XVSRLRNI_D_Q { 2324, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2324 = XVSRLRNI_B_H { 2323, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2323 = XVSRLRI_W { 2322, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2322 = XVSRLRI_H { 2321, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2321 = XVSRLRI_D { 2320, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2320 = XVSRLRI_B { 2319, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2319 = XVSRLN_W_D { 2318, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2318 = XVSRLN_H_W { 2317, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2317 = XVSRLN_B_H { 2316, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2316 = XVSRLNI_W_D { 2315, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2315 = XVSRLNI_H_W { 2314, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2314 = XVSRLNI_D_Q { 2313, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2313 = XVSRLNI_B_H { 2312, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2312 = XVSRLI_W { 2311, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2311 = XVSRLI_H { 2310, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2310 = XVSRLI_D { 2309, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2309 = XVSRLI_B { 2308, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2308 = XVSRA_W { 2307, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2307 = XVSRA_H { 2306, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2306 = XVSRA_D { 2305, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2305 = XVSRA_B { 2304, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2304 = XVSRAR_W { 2303, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2303 = XVSRAR_H { 2302, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2302 = XVSRAR_D { 2301, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2301 = XVSRAR_B { 2300, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2300 = XVSRARN_W_D { 2299, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2299 = XVSRARN_H_W { 2298, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2298 = XVSRARN_B_H { 2297, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2297 = XVSRARNI_W_D { 2296, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2296 = XVSRARNI_H_W { 2295, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2295 = XVSRARNI_D_Q { 2294, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2294 = XVSRARNI_B_H { 2293, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2293 = XVSRARI_W { 2292, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2292 = XVSRARI_H { 2291, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2291 = XVSRARI_D { 2290, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2290 = XVSRARI_B { 2289, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2289 = XVSRAN_W_D { 2288, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2288 = XVSRAN_H_W { 2287, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2287 = XVSRAN_B_H { 2286, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2286 = XVSRANI_W_D { 2285, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2285 = XVSRANI_H_W { 2284, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2284 = XVSRANI_D_Q { 2283, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2283 = XVSRANI_B_H { 2282, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2282 = XVSRAI_W { 2281, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2281 = XVSRAI_H { 2280, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2280 = XVSRAI_D { 2279, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2279 = XVSRAI_B { 2278, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2278 = XVSLT_WU { 2277, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2277 = XVSLT_W { 2276, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2276 = XVSLT_HU { 2275, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2275 = XVSLT_H { 2274, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2274 = XVSLT_DU { 2273, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2273 = XVSLT_D { 2272, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2272 = XVSLT_BU { 2271, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2271 = XVSLT_B { 2270, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2270 = XVSLTI_WU { 2269, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2269 = XVSLTI_W { 2268, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2268 = XVSLTI_HU { 2267, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2267 = XVSLTI_H { 2266, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2266 = XVSLTI_DU { 2265, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2265 = XVSLTI_D { 2264, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2264 = XVSLTI_BU { 2263, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2263 = XVSLTI_B { 2262, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2262 = XVSLL_W { 2261, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2261 = XVSLL_H { 2260, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2260 = XVSLL_D { 2259, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2259 = XVSLL_B { 2258, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2258 = XVSLLWIL_W_H { 2257, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2257 = XVSLLWIL_WU_HU { 2256, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2256 = XVSLLWIL_H_B { 2255, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2255 = XVSLLWIL_HU_BU { 2254, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2254 = XVSLLWIL_D_W { 2253, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2253 = XVSLLWIL_DU_WU { 2252, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2252 = XVSLLI_W { 2251, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2251 = XVSLLI_H { 2250, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2250 = XVSLLI_D { 2249, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2249 = XVSLLI_B { 2248, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2248 = XVSLE_WU { 2247, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2247 = XVSLE_W { 2246, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2246 = XVSLE_HU { 2245, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2245 = XVSLE_H { 2244, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2244 = XVSLE_DU { 2243, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2243 = XVSLE_D { 2242, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2242 = XVSLE_BU { 2241, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2241 = XVSLE_B { 2240, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2240 = XVSLEI_WU { 2239, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2239 = XVSLEI_W { 2238, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2238 = XVSLEI_HU { 2237, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2237 = XVSLEI_H { 2236, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2236 = XVSLEI_DU { 2235, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2235 = XVSLEI_D { 2234, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2234 = XVSLEI_BU { 2233, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2233 = XVSLEI_B { 2232, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2232 = XVSIGNCOV_W { 2231, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2231 = XVSIGNCOV_H { 2230, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2230 = XVSIGNCOV_D { 2229, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2229 = XVSIGNCOV_B { 2228, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2228 = XVSHUF_W { 2227, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2227 = XVSHUF_H { 2226, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2226 = XVSHUF_D { 2225, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #2225 = XVSHUF_B { 2224, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2224 = XVSHUF4I_W { 2223, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2223 = XVSHUF4I_H { 2222, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2222 = XVSHUF4I_D { 2221, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2221 = XVSHUF4I_B { 2220, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2220 = XVSETNEZ_V { 2219, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2219 = XVSETEQZ_V { 2218, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2218 = XVSETANYEQZ_W { 2217, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2217 = XVSETANYEQZ_H { 2216, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2216 = XVSETANYEQZ_D { 2215, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2215 = XVSETANYEQZ_B { 2214, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2214 = XVSETALLNEZ_W { 2213, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2213 = XVSETALLNEZ_H { 2212, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2212 = XVSETALLNEZ_D { 2211, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 411, 0, 0x0ULL }, // Inst #2211 = XVSETALLNEZ_B { 2210, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2210 = XVSEQ_W { 2209, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2209 = XVSEQ_H { 2208, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2208 = XVSEQ_D { 2207, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2207 = XVSEQ_B { 2206, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2206 = XVSEQI_W { 2205, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2205 = XVSEQI_H { 2204, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2204 = XVSEQI_D { 2203, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2203 = XVSEQI_B { 2202, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2202 = XVSAT_WU { 2201, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2201 = XVSAT_W { 2200, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2200 = XVSAT_HU { 2199, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2199 = XVSAT_H { 2198, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2198 = XVSAT_DU { 2197, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2197 = XVSAT_D { 2196, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2196 = XVSAT_BU { 2195, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2195 = XVSAT_B { 2194, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2194 = XVSADD_WU { 2193, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2193 = XVSADD_W { 2192, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2192 = XVSADD_HU { 2191, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2191 = XVSADD_H { 2190, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2190 = XVSADD_DU { 2189, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2189 = XVSADD_D { 2188, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2188 = XVSADD_BU { 2187, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2187 = XVSADD_B { 2186, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2186 = XVROTR_W { 2185, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2185 = XVROTR_H { 2184, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2184 = XVROTR_D { 2183, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2183 = XVROTR_B { 2182, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2182 = XVROTRI_W { 2181, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2181 = XVROTRI_H { 2180, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2180 = XVROTRI_D { 2179, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2179 = XVROTRI_B { 2178, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 408, 0, 0x0ULL }, // Inst #2178 = XVREPLVE_W { 2177, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 408, 0, 0x0ULL }, // Inst #2177 = XVREPLVE_H { 2176, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 408, 0, 0x0ULL }, // Inst #2176 = XVREPLVE_D { 2175, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 408, 0, 0x0ULL }, // Inst #2175 = XVREPLVE_B { 2174, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2174 = XVREPLVE0_W { 2173, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2173 = XVREPLVE0_Q { 2172, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2172 = XVREPLVE0_H { 2171, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2171 = XVREPLVE0_D { 2170, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2170 = XVREPLVE0_B { 2169, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 406, 0, 0x0ULL }, // Inst #2169 = XVREPLGR2VR_W { 2168, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 406, 0, 0x0ULL }, // Inst #2168 = XVREPLGR2VR_H { 2167, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 406, 0, 0x0ULL }, // Inst #2167 = XVREPLGR2VR_D { 2166, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 406, 0, 0x0ULL }, // Inst #2166 = XVREPLGR2VR_B { 2165, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2165 = XVREPL128VEI_W { 2164, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2164 = XVREPL128VEI_H { 2163, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2163 = XVREPL128VEI_D { 2162, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2162 = XVREPL128VEI_B { 2161, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2161 = XVPICKVE_W { 2160, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2160 = XVPICKVE_D { 2159, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 403, 0, 0x0ULL }, // Inst #2159 = XVPICKVE2GR_WU { 2158, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 403, 0, 0x0ULL }, // Inst #2158 = XVPICKVE2GR_W { 2157, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 403, 0, 0x0ULL }, // Inst #2157 = XVPICKVE2GR_DU { 2156, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 403, 0, 0x0ULL }, // Inst #2156 = XVPICKVE2GR_D { 2155, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2155 = XVPICKOD_W { 2154, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2154 = XVPICKOD_H { 2153, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2153 = XVPICKOD_D { 2152, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2152 = XVPICKOD_B { 2151, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2151 = XVPICKEV_W { 2150, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2150 = XVPICKEV_H { 2149, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2149 = XVPICKEV_D { 2148, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2148 = XVPICKEV_B { 2147, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2147 = XVPERM_W { 2146, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2146 = XVPERMI_W { 2145, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2145 = XVPERMI_Q { 2144, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2144 = XVPERMI_D { 2143, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2143 = XVPCNT_W { 2142, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2142 = XVPCNT_H { 2141, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2141 = XVPCNT_D { 2140, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2140 = XVPCNT_B { 2139, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2139 = XVPACKOD_W { 2138, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2138 = XVPACKOD_H { 2137, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2137 = XVPACKOD_D { 2136, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2136 = XVPACKOD_B { 2135, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2135 = XVPACKEV_W { 2134, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2134 = XVPACKEV_H { 2133, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2133 = XVPACKEV_D { 2132, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2132 = XVPACKEV_B { 2131, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2131 = XVOR_V { 2130, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2130 = XVORN_V { 2129, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2129 = XVORI_B { 2128, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2128 = XVNOR_V { 2127, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2127 = XVNORI_B { 2126, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2126 = XVNEG_W { 2125, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2125 = XVNEG_H { 2124, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2124 = XVNEG_D { 2123, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2123 = XVNEG_B { 2122, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2122 = XVMUL_W { 2121, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2121 = XVMUL_H { 2120, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2120 = XVMUL_D { 2119, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2119 = XVMUL_B { 2118, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2118 = XVMULWOD_W_HU_H { 2117, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2117 = XVMULWOD_W_HU { 2116, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2116 = XVMULWOD_W_H { 2115, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2115 = XVMULWOD_Q_DU_D { 2114, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2114 = XVMULWOD_Q_DU { 2113, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2113 = XVMULWOD_Q_D { 2112, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2112 = XVMULWOD_H_BU_B { 2111, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2111 = XVMULWOD_H_BU { 2110, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2110 = XVMULWOD_H_B { 2109, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2109 = XVMULWOD_D_WU_W { 2108, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2108 = XVMULWOD_D_WU { 2107, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2107 = XVMULWOD_D_W { 2106, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2106 = XVMULWEV_W_HU_H { 2105, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2105 = XVMULWEV_W_HU { 2104, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2104 = XVMULWEV_W_H { 2103, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2103 = XVMULWEV_Q_DU_D { 2102, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2102 = XVMULWEV_Q_DU { 2101, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2101 = XVMULWEV_Q_D { 2100, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2100 = XVMULWEV_H_BU_B { 2099, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2099 = XVMULWEV_H_BU { 2098, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2098 = XVMULWEV_H_B { 2097, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2097 = XVMULWEV_D_WU_W { 2096, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2096 = XVMULWEV_D_WU { 2095, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2095 = XVMULWEV_D_W { 2094, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2094 = XVMUH_WU { 2093, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2093 = XVMUH_W { 2092, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2092 = XVMUH_HU { 2091, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2091 = XVMUH_H { 2090, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2090 = XVMUH_DU { 2089, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2089 = XVMUH_D { 2088, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2088 = XVMUH_BU { 2087, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2087 = XVMUH_B { 2086, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2086 = XVMSUB_W { 2085, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2085 = XVMSUB_H { 2084, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2084 = XVMSUB_D { 2083, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2083 = XVMSUB_B { 2082, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2082 = XVMSKNZ_B { 2081, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2081 = XVMSKLTZ_W { 2080, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2080 = XVMSKLTZ_H { 2079, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2079 = XVMSKLTZ_D { 2078, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2078 = XVMSKLTZ_B { 2077, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #2077 = XVMSKGEZ_B { 2076, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2076 = XVMOD_WU { 2075, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2075 = XVMOD_W { 2074, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2074 = XVMOD_HU { 2073, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2073 = XVMOD_H { 2072, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2072 = XVMOD_DU { 2071, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2071 = XVMOD_D { 2070, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2070 = XVMOD_BU { 2069, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2069 = XVMOD_B { 2068, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2068 = XVMIN_WU { 2067, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2067 = XVMIN_W { 2066, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2066 = XVMIN_HU { 2065, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2065 = XVMIN_H { 2064, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2064 = XVMIN_DU { 2063, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2063 = XVMIN_D { 2062, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2062 = XVMIN_BU { 2061, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2061 = XVMIN_B { 2060, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2060 = XVMINI_WU { 2059, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2059 = XVMINI_W { 2058, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2058 = XVMINI_HU { 2057, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2057 = XVMINI_H { 2056, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2056 = XVMINI_DU { 2055, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2055 = XVMINI_D { 2054, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2054 = XVMINI_BU { 2053, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2053 = XVMINI_B { 2052, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2052 = XVMAX_WU { 2051, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2051 = XVMAX_W { 2050, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2050 = XVMAX_HU { 2049, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2049 = XVMAX_H { 2048, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2048 = XVMAX_DU { 2047, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2047 = XVMAX_D { 2046, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2046 = XVMAX_BU { 2045, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #2045 = XVMAX_B { 2044, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2044 = XVMAXI_WU { 2043, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2043 = XVMAXI_W { 2042, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2042 = XVMAXI_HU { 2041, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2041 = XVMAXI_H { 2040, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2040 = XVMAXI_DU { 2039, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2039 = XVMAXI_D { 2038, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2038 = XVMAXI_BU { 2037, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #2037 = XVMAXI_B { 2036, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2036 = XVMADD_W { 2035, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2035 = XVMADD_H { 2034, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2034 = XVMADD_D { 2033, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2033 = XVMADD_B { 2032, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2032 = XVMADDWOD_W_HU_H { 2031, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2031 = XVMADDWOD_W_HU { 2030, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2030 = XVMADDWOD_W_H { 2029, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2029 = XVMADDWOD_Q_DU_D { 2028, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2028 = XVMADDWOD_Q_DU { 2027, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2027 = XVMADDWOD_Q_D { 2026, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2026 = XVMADDWOD_H_BU_B { 2025, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2025 = XVMADDWOD_H_BU { 2024, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2024 = XVMADDWOD_H_B { 2023, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2023 = XVMADDWOD_D_WU_W { 2022, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2022 = XVMADDWOD_D_WU { 2021, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2021 = XVMADDWOD_D_W { 2020, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2020 = XVMADDWEV_W_HU_H { 2019, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2019 = XVMADDWEV_W_HU { 2018, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2018 = XVMADDWEV_W_H { 2017, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2017 = XVMADDWEV_Q_DU_D { 2016, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2016 = XVMADDWEV_Q_DU { 2015, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2015 = XVMADDWEV_Q_D { 2014, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2014 = XVMADDWEV_H_BU_B { 2013, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2013 = XVMADDWEV_H_BU { 2012, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2012 = XVMADDWEV_H_B { 2011, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2011 = XVMADDWEV_D_WU_W { 2010, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2010 = XVMADDWEV_D_WU { 2009, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #2009 = XVMADDWEV_D_W { 2008, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 400, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #2008 = XVLDX { 2007, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 397, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #2007 = XVLDREPL_W { 2006, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 397, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #2006 = XVLDREPL_H { 2005, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 397, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #2005 = XVLDREPL_D { 2004, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 397, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #2004 = XVLDREPL_B { 2003, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 216, 0, 0x0ULL }, // Inst #2003 = XVLDI { 2002, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 397, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #2002 = XVLD { 2001, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2001 = XVINSVE0_W { 2000, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #2000 = XVINSVE0_D { 1999, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 212, 0, 0x0ULL }, // Inst #1999 = XVINSGR2VR_W { 1998, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 212, 0, 0x0ULL }, // Inst #1998 = XVINSGR2VR_D { 1997, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1997 = XVILVL_W { 1996, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1996 = XVILVL_H { 1995, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1995 = XVILVL_D { 1994, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1994 = XVILVL_B { 1993, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1993 = XVILVH_W { 1992, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1992 = XVILVH_H { 1991, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1991 = XVILVH_D { 1990, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1990 = XVILVH_B { 1989, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1989 = XVHSUBW_W_H { 1988, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1988 = XVHSUBW_WU_HU { 1987, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1987 = XVHSUBW_Q_D { 1986, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1986 = XVHSUBW_QU_DU { 1985, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1985 = XVHSUBW_H_B { 1984, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1984 = XVHSUBW_HU_BU { 1983, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1983 = XVHSUBW_D_W { 1982, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1982 = XVHSUBW_DU_WU { 1981, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1981 = XVHSELI_D { 1980, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1980 = XVHADDW_W_H { 1979, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1979 = XVHADDW_WU_HU { 1978, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1978 = XVHADDW_Q_D { 1977, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1977 = XVHADDW_QU_DU { 1976, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1976 = XVHADDW_H_B { 1975, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1975 = XVHADDW_HU_BU { 1974, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1974 = XVHADDW_D_W { 1973, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1973 = XVHADDW_DU_WU { 1972, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1972 = XVFTINT_W_S { 1971, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1971 = XVFTINT_W_D { 1970, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1970 = XVFTINT_WU_S { 1969, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1969 = XVFTINT_L_D { 1968, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1968 = XVFTINT_LU_D { 1967, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1967 = XVFTINTRZ_W_S { 1966, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1966 = XVFTINTRZ_W_D { 1965, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1965 = XVFTINTRZ_WU_S { 1964, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1964 = XVFTINTRZ_L_D { 1963, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1963 = XVFTINTRZ_LU_D { 1962, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1962 = XVFTINTRZL_L_S { 1961, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1961 = XVFTINTRZH_L_S { 1960, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1960 = XVFTINTRP_W_S { 1959, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1959 = XVFTINTRP_W_D { 1958, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1958 = XVFTINTRP_L_D { 1957, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1957 = XVFTINTRPL_L_S { 1956, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1956 = XVFTINTRPH_L_S { 1955, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1955 = XVFTINTRNE_W_S { 1954, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1954 = XVFTINTRNE_W_D { 1953, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1953 = XVFTINTRNE_L_D { 1952, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1952 = XVFTINTRNEL_L_S { 1951, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1951 = XVFTINTRNEH_L_S { 1950, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1950 = XVFTINTRM_W_S { 1949, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1949 = XVFTINTRM_W_D { 1948, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1948 = XVFTINTRM_L_D { 1947, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1947 = XVFTINTRML_L_S { 1946, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1946 = XVFTINTRMH_L_S { 1945, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1945 = XVFTINTL_L_S { 1944, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1944 = XVFTINTH_L_S { 1943, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1943 = XVFSUB_S { 1942, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1942 = XVFSUB_D { 1941, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1941 = XVFSQRT_S { 1940, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1940 = XVFSQRT_D { 1939, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #1939 = XVFRSTP_H { 1938, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 393, 0, 0x0ULL }, // Inst #1938 = XVFRSTP_B { 1937, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #1937 = XVFRSTPI_H { 1936, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #1936 = XVFRSTPI_B { 1935, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1935 = XVFRSQRT_S { 1934, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1934 = XVFRSQRT_D { 1933, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1933 = XVFRSQRTE_S { 1932, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1932 = XVFRSQRTE_D { 1931, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1931 = XVFRINT_S { 1930, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1930 = XVFRINT_D { 1929, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1929 = XVFRINTRZ_S { 1928, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1928 = XVFRINTRZ_D { 1927, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1927 = XVFRINTRP_S { 1926, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1926 = XVFRINTRP_D { 1925, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1925 = XVFRINTRNE_S { 1924, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1924 = XVFRINTRNE_D { 1923, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1923 = XVFRINTRM_S { 1922, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1922 = XVFRINTRM_D { 1921, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1921 = XVFRECIP_S { 1920, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1920 = XVFRECIP_D { 1919, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1919 = XVFRECIPE_S { 1918, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1918 = XVFRECIPE_D { 1917, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #1917 = XVFNMSUB_S { 1916, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #1916 = XVFNMSUB_D { 1915, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #1915 = XVFNMADD_S { 1914, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #1914 = XVFNMADD_D { 1913, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1913 = XVFMUL_S { 1912, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1912 = XVFMUL_D { 1911, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #1911 = XVFMSUB_S { 1910, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #1910 = XVFMSUB_D { 1909, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1909 = XVFMIN_S { 1908, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1908 = XVFMIN_D { 1907, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1907 = XVFMINA_S { 1906, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1906 = XVFMINA_D { 1905, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1905 = XVFMAX_S { 1904, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1904 = XVFMAX_D { 1903, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1903 = XVFMAXA_S { 1902, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1902 = XVFMAXA_D { 1901, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #1901 = XVFMADD_S { 1900, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #1900 = XVFMADD_D { 1899, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1899 = XVFLOGB_S { 1898, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1898 = XVFLOGB_D { 1897, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1897 = XVFFINT_S_WU { 1896, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1896 = XVFFINT_S_W { 1895, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1895 = XVFFINT_S_L { 1894, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1894 = XVFFINT_D_LU { 1893, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1893 = XVFFINT_D_L { 1892, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1892 = XVFFINTL_D_W { 1891, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1891 = XVFFINTH_D_W { 1890, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1890 = XVFDIV_S { 1889, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1889 = XVFDIV_D { 1888, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1888 = XVFCVT_S_D { 1887, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1887 = XVFCVT_H_S { 1886, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1886 = XVFCVTL_S_H { 1885, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1885 = XVFCVTL_D_S { 1884, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1884 = XVFCVTH_S_H { 1883, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1883 = XVFCVTH_D_S { 1882, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1882 = XVFCMP_SUN_S { 1881, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1881 = XVFCMP_SUN_D { 1880, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1880 = XVFCMP_SUNE_S { 1879, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1879 = XVFCMP_SUNE_D { 1878, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1878 = XVFCMP_SULT_S { 1877, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1877 = XVFCMP_SULT_D { 1876, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1876 = XVFCMP_SULE_S { 1875, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1875 = XVFCMP_SULE_D { 1874, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1874 = XVFCMP_SUEQ_S { 1873, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1873 = XVFCMP_SUEQ_D { 1872, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1872 = XVFCMP_SOR_S { 1871, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1871 = XVFCMP_SOR_D { 1870, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1870 = XVFCMP_SNE_S { 1869, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1869 = XVFCMP_SNE_D { 1868, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1868 = XVFCMP_SLT_S { 1867, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1867 = XVFCMP_SLT_D { 1866, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1866 = XVFCMP_SLE_S { 1865, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1865 = XVFCMP_SLE_D { 1864, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1864 = XVFCMP_SEQ_S { 1863, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1863 = XVFCMP_SEQ_D { 1862, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1862 = XVFCMP_SAF_S { 1861, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1861 = XVFCMP_SAF_D { 1860, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1860 = XVFCMP_CUN_S { 1859, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1859 = XVFCMP_CUN_D { 1858, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1858 = XVFCMP_CUNE_S { 1857, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1857 = XVFCMP_CUNE_D { 1856, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1856 = XVFCMP_CULT_S { 1855, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1855 = XVFCMP_CULT_D { 1854, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1854 = XVFCMP_CULE_S { 1853, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1853 = XVFCMP_CULE_D { 1852, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1852 = XVFCMP_CUEQ_S { 1851, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1851 = XVFCMP_CUEQ_D { 1850, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1850 = XVFCMP_COR_S { 1849, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1849 = XVFCMP_COR_D { 1848, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1848 = XVFCMP_CNE_S { 1847, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1847 = XVFCMP_CNE_D { 1846, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1846 = XVFCMP_CLT_S { 1845, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1845 = XVFCMP_CLT_D { 1844, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1844 = XVFCMP_CLE_S { 1843, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1843 = XVFCMP_CLE_D { 1842, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1842 = XVFCMP_CEQ_S { 1841, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1841 = XVFCMP_CEQ_D { 1840, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1840 = XVFCMP_CAF_S { 1839, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1839 = XVFCMP_CAF_D { 1838, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1838 = XVFCLASS_S { 1837, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1837 = XVFCLASS_D { 1836, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1836 = XVFADD_S { 1835, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1835 = XVFADD_D { 1834, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #1834 = XVEXTRINS_W { 1833, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #1833 = XVEXTRINS_H { 1832, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #1832 = XVEXTRINS_D { 1831, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #1831 = XVEXTRINS_B { 1830, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1830 = XVEXTL_Q_D { 1829, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1829 = XVEXTL_QU_DU { 1828, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1828 = XVEXTH_W_H { 1827, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1827 = XVEXTH_WU_HU { 1826, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1826 = XVEXTH_Q_D { 1825, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1825 = XVEXTH_QU_DU { 1824, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1824 = XVEXTH_H_B { 1823, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1823 = XVEXTH_HU_BU { 1822, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1822 = XVEXTH_D_W { 1821, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1821 = XVEXTH_DU_WU { 1820, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1820 = XVDIV_WU { 1819, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1819 = XVDIV_W { 1818, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1818 = XVDIV_HU { 1817, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1817 = XVDIV_H { 1816, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1816 = XVDIV_DU { 1815, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1815 = XVDIV_D { 1814, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1814 = XVDIV_BU { 1813, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1813 = XVDIV_B { 1812, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1812 = XVCLZ_W { 1811, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1811 = XVCLZ_H { 1810, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1810 = XVCLZ_D { 1809, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1809 = XVCLZ_B { 1808, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1808 = XVCLO_W { 1807, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1807 = XVCLO_H { 1806, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1806 = XVCLO_D { 1805, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #1805 = XVCLO_B { 1804, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1804 = XVBSRL_V { 1803, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1803 = XVBSLL_V { 1802, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1802 = XVBITSET_W { 1801, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1801 = XVBITSET_H { 1800, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1800 = XVBITSET_D { 1799, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1799 = XVBITSET_B { 1798, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1798 = XVBITSETI_W { 1797, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1797 = XVBITSETI_H { 1796, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1796 = XVBITSETI_D { 1795, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1795 = XVBITSETI_B { 1794, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 389, 0, 0x0ULL }, // Inst #1794 = XVBITSEL_V { 1793, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 385, 0, 0x0ULL }, // Inst #1793 = XVBITSELI_B { 1792, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1792 = XVBITREV_W { 1791, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1791 = XVBITREV_H { 1790, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1790 = XVBITREV_D { 1789, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1789 = XVBITREV_B { 1788, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1788 = XVBITREVI_W { 1787, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1787 = XVBITREVI_H { 1786, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1786 = XVBITREVI_D { 1785, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1785 = XVBITREVI_B { 1784, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1784 = XVBITCLR_W { 1783, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1783 = XVBITCLR_H { 1782, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1782 = XVBITCLR_D { 1781, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1781 = XVBITCLR_B { 1780, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1780 = XVBITCLRI_W { 1779, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1779 = XVBITCLRI_H { 1778, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1778 = XVBITCLRI_D { 1777, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1777 = XVBITCLRI_B { 1776, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1776 = XVAVG_WU { 1775, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1775 = XVAVG_W { 1774, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1774 = XVAVG_HU { 1773, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1773 = XVAVG_H { 1772, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1772 = XVAVG_DU { 1771, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1771 = XVAVG_D { 1770, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1770 = XVAVG_BU { 1769, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1769 = XVAVG_B { 1768, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1768 = XVAVGR_WU { 1767, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1767 = XVAVGR_W { 1766, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1766 = XVAVGR_HU { 1765, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1765 = XVAVGR_H { 1764, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1764 = XVAVGR_DU { 1763, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1763 = XVAVGR_D { 1762, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1762 = XVAVGR_BU { 1761, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1761 = XVAVGR_B { 1760, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1760 = XVAND_V { 1759, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1759 = XVANDN_V { 1758, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1758 = XVANDI_B { 1757, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1757 = XVADD_W { 1756, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1756 = XVADD_Q { 1755, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1755 = XVADD_H { 1754, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1754 = XVADD_D { 1753, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1753 = XVADD_B { 1752, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1752 = XVADDWOD_W_HU_H { 1751, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1751 = XVADDWOD_W_HU { 1750, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1750 = XVADDWOD_W_H { 1749, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1749 = XVADDWOD_Q_DU_D { 1748, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1748 = XVADDWOD_Q_DU { 1747, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1747 = XVADDWOD_Q_D { 1746, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1746 = XVADDWOD_H_BU_B { 1745, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1745 = XVADDWOD_H_BU { 1744, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1744 = XVADDWOD_H_B { 1743, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1743 = XVADDWOD_D_WU_W { 1742, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1742 = XVADDWOD_D_WU { 1741, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1741 = XVADDWOD_D_W { 1740, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1740 = XVADDWEV_W_HU_H { 1739, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1739 = XVADDWEV_W_HU { 1738, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1738 = XVADDWEV_W_H { 1737, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1737 = XVADDWEV_Q_DU_D { 1736, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1736 = XVADDWEV_Q_DU { 1735, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1735 = XVADDWEV_Q_D { 1734, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1734 = XVADDWEV_H_BU_B { 1733, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1733 = XVADDWEV_H_BU { 1732, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1732 = XVADDWEV_H_B { 1731, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1731 = XVADDWEV_D_WU_W { 1730, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1730 = XVADDWEV_D_WU { 1729, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1729 = XVADDWEV_D_W { 1728, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1728 = XVADDI_WU { 1727, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1727 = XVADDI_HU { 1726, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1726 = XVADDI_DU { 1725, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 382, 0, 0x0ULL }, // Inst #1725 = XVADDI_BU { 1724, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1724 = XVADDA_W { 1723, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1723 = XVADDA_H { 1722, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1722 = XVADDA_D { 1721, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1721 = XVADDA_B { 1720, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1720 = XVABSD_WU { 1719, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1719 = XVABSD_W { 1718, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1718 = XVABSD_HU { 1717, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1717 = XVABSD_H { 1716, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1716 = XVABSD_DU { 1715, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1715 = XVABSD_D { 1714, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1714 = XVABSD_BU { 1713, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 379, 0, 0x0ULL }, // Inst #1713 = XVABSD_B { 1712, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // Inst #1712 = XORI { 1711, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #1711 = XOR { 1710, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1710 = X86XOR_W { 1709, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1709 = X86XOR_H { 1708, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1708 = X86XOR_D { 1707, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1707 = X86XOR_B { 1706, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1706 = X86SUB_WU { 1705, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1705 = X86SUB_W { 1704, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1704 = X86SUB_H { 1703, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1703 = X86SUB_DU { 1702, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1702 = X86SUB_D { 1701, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1701 = X86SUB_B { 1700, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1700 = X86SRL_W { 1699, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1699 = X86SRL_H { 1698, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1698 = X86SRL_D { 1697, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1697 = X86SRL_B { 1696, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1696 = X86SRLI_W { 1695, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1695 = X86SRLI_H { 1694, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1694 = X86SRLI_D { 1693, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1693 = X86SRLI_B { 1692, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1692 = X86SRA_W { 1691, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1691 = X86SRA_H { 1690, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1690 = X86SRA_D { 1689, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1689 = X86SRA_B { 1688, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1688 = X86SRAI_W { 1687, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1687 = X86SRAI_H { 1686, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1686 = X86SRAI_D { 1685, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1685 = X86SRAI_B { 1684, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1684 = X86SLL_W { 1683, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1683 = X86SLL_H { 1682, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1682 = X86SLL_D { 1681, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1681 = X86SLL_B { 1680, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1680 = X86SLLI_W { 1679, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1679 = X86SLLI_H { 1678, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1678 = X86SLLI_D { 1677, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1677 = X86SLLI_B { 1676, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0, 0x0ULL }, // Inst #1676 = X86SETTM { 1675, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 223, 0, 0x0ULL }, // Inst #1675 = X86SETTAG { 1674, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1674 = X86SBC_W { 1673, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1673 = X86SBC_H { 1672, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1672 = X86SBC_D { 1671, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1671 = X86SBC_B { 1670, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1670 = X86ROTR_W { 1669, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1669 = X86ROTR_H { 1668, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1668 = X86ROTR_D { 1667, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1667 = X86ROTR_B { 1666, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1666 = X86ROTRI_W { 1665, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1665 = X86ROTRI_H { 1664, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1664 = X86ROTRI_D { 1663, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1663 = X86ROTRI_B { 1662, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1662 = X86ROTL_W { 1661, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1661 = X86ROTL_H { 1660, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1660 = X86ROTL_D { 1659, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1659 = X86ROTL_B { 1658, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1658 = X86ROTLI_W { 1657, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1657 = X86ROTLI_H { 1656, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1656 = X86ROTLI_D { 1655, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1655 = X86ROTLI_B { 1654, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1654 = X86RCR_W { 1653, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1653 = X86RCR_H { 1652, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1652 = X86RCR_D { 1651, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1651 = X86RCR_B { 1650, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1650 = X86RCRI_W { 1649, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1649 = X86RCRI_H { 1648, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1648 = X86RCRI_D { 1647, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1647 = X86RCRI_B { 1646, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1646 = X86RCL_W { 1645, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1645 = X86RCL_H { 1644, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1644 = X86RCL_D { 1643, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1643 = X86RCL_B { 1642, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1642 = X86RCLI_W { 1641, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1641 = X86RCLI_H { 1640, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1640 = X86RCLI_D { 1639, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1639 = X86RCLI_B { 1638, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1638 = X86OR_W { 1637, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1637 = X86OR_H { 1636, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1636 = X86OR_D { 1635, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1635 = X86OR_B { 1634, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1634 = X86MUL_WU { 1633, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1633 = X86MUL_W { 1632, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1632 = X86MUL_HU { 1631, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1631 = X86MUL_H { 1630, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1630 = X86MUL_DU { 1629, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1629 = X86MUL_D { 1628, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1628 = X86MUL_BU { 1627, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1627 = X86MUL_B { 1626, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0, 0x0ULL }, // Inst #1626 = X86MTTOP { 1625, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1625 = X86MTFLAG { 1624, 1, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 166, 0, 0x0ULL }, // Inst #1624 = X86MFTOP { 1623, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #1623 = X86MFFLAG { 1622, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 166, 0, 0x0ULL }, // Inst #1622 = X86INC_W { 1621, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 166, 0, 0x0ULL }, // Inst #1621 = X86INC_H { 1620, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 166, 0, 0x0ULL }, // Inst #1620 = X86INC_D { 1619, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 166, 0, 0x0ULL }, // Inst #1619 = X86INC_B { 1618, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0, 0x0ULL }, // Inst #1618 = X86INCTOP { 1617, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 166, 0, 0x0ULL }, // Inst #1617 = X86DEC_W { 1616, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 166, 0, 0x0ULL }, // Inst #1616 = X86DEC_H { 1615, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 166, 0, 0x0ULL }, // Inst #1615 = X86DEC_D { 1614, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 166, 0, 0x0ULL }, // Inst #1614 = X86DEC_B { 1613, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0, 0x0ULL }, // Inst #1613 = X86DECTOP { 1612, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0, 0x0ULL }, // Inst #1612 = X86CLRTM { 1611, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1611 = X86AND_W { 1610, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1610 = X86AND_H { 1609, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1609 = X86AND_D { 1608, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1608 = X86AND_B { 1607, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1607 = X86ADD_WU { 1606, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1606 = X86ADD_W { 1605, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1605 = X86ADD_H { 1604, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1604 = X86ADD_DU { 1603, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1603 = X86ADD_D { 1602, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1602 = X86ADD_B { 1601, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1601 = X86ADC_W { 1600, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1600 = X86ADC_H { 1599, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1599 = X86ADC_D { 1598, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #1598 = X86ADC_B { 1597, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1597 = VXOR_V { 1596, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1596 = VXORI_B { 1595, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1595 = VSUB_W { 1594, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1594 = VSUB_Q { 1593, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1593 = VSUB_H { 1592, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1592 = VSUB_D { 1591, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1591 = VSUB_B { 1590, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1590 = VSUBWOD_W_HU { 1589, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1589 = VSUBWOD_W_H { 1588, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1588 = VSUBWOD_Q_DU { 1587, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1587 = VSUBWOD_Q_D { 1586, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1586 = VSUBWOD_H_BU { 1585, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1585 = VSUBWOD_H_B { 1584, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1584 = VSUBWOD_D_WU { 1583, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1583 = VSUBWOD_D_W { 1582, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1582 = VSUBWEV_W_HU { 1581, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1581 = VSUBWEV_W_H { 1580, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1580 = VSUBWEV_Q_DU { 1579, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1579 = VSUBWEV_Q_D { 1578, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1578 = VSUBWEV_H_BU { 1577, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1577 = VSUBWEV_H_B { 1576, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1576 = VSUBWEV_D_WU { 1575, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1575 = VSUBWEV_D_W { 1574, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1574 = VSUBI_WU { 1573, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1573 = VSUBI_HU { 1572, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1572 = VSUBI_DU { 1571, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1571 = VSUBI_BU { 1570, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 362, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #1570 = VSTX { 1569, 4, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 375, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #1569 = VSTELM_W { 1568, 4, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 375, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #1568 = VSTELM_H { 1567, 4, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 375, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #1567 = VSTELM_D { 1566, 4, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 375, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #1566 = VSTELM_B { 1565, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 359, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #1565 = VST { 1564, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1564 = VSSUB_WU { 1563, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1563 = VSSUB_W { 1562, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1562 = VSSUB_HU { 1561, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1561 = VSSUB_H { 1560, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1560 = VSSUB_DU { 1559, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1559 = VSSUB_D { 1558, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1558 = VSSUB_BU { 1557, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1557 = VSSUB_B { 1556, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1556 = VSSRLRN_W_D { 1555, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1555 = VSSRLRN_WU_D { 1554, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1554 = VSSRLRN_H_W { 1553, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1553 = VSSRLRN_HU_W { 1552, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1552 = VSSRLRN_B_H { 1551, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1551 = VSSRLRN_BU_H { 1550, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1550 = VSSRLRNI_W_D { 1549, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1549 = VSSRLRNI_WU_D { 1548, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1548 = VSSRLRNI_H_W { 1547, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1547 = VSSRLRNI_HU_W { 1546, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1546 = VSSRLRNI_D_Q { 1545, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1545 = VSSRLRNI_DU_Q { 1544, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1544 = VSSRLRNI_B_H { 1543, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1543 = VSSRLRNI_BU_H { 1542, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1542 = VSSRLN_W_D { 1541, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1541 = VSSRLN_WU_D { 1540, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1540 = VSSRLN_H_W { 1539, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1539 = VSSRLN_HU_W { 1538, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1538 = VSSRLN_B_H { 1537, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1537 = VSSRLN_BU_H { 1536, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1536 = VSSRLNI_W_D { 1535, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1535 = VSSRLNI_WU_D { 1534, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1534 = VSSRLNI_H_W { 1533, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1533 = VSSRLNI_HU_W { 1532, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1532 = VSSRLNI_D_Q { 1531, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1531 = VSSRLNI_DU_Q { 1530, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1530 = VSSRLNI_B_H { 1529, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1529 = VSSRLNI_BU_H { 1528, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1528 = VSSRARN_W_D { 1527, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1527 = VSSRARN_WU_D { 1526, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1526 = VSSRARN_H_W { 1525, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1525 = VSSRARN_HU_W { 1524, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1524 = VSSRARN_B_H { 1523, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1523 = VSSRARN_BU_H { 1522, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1522 = VSSRARNI_W_D { 1521, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1521 = VSSRARNI_WU_D { 1520, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1520 = VSSRARNI_H_W { 1519, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1519 = VSSRARNI_HU_W { 1518, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1518 = VSSRARNI_D_Q { 1517, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1517 = VSSRARNI_DU_Q { 1516, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1516 = VSSRARNI_B_H { 1515, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1515 = VSSRARNI_BU_H { 1514, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1514 = VSSRAN_W_D { 1513, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1513 = VSSRAN_WU_D { 1512, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1512 = VSSRAN_H_W { 1511, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1511 = VSSRAN_HU_W { 1510, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1510 = VSSRAN_B_H { 1509, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1509 = VSSRAN_BU_H { 1508, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1508 = VSSRANI_W_D { 1507, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1507 = VSSRANI_WU_D { 1506, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1506 = VSSRANI_H_W { 1505, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1505 = VSSRANI_HU_W { 1504, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1504 = VSSRANI_D_Q { 1503, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1503 = VSSRANI_DU_Q { 1502, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1502 = VSSRANI_B_H { 1501, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1501 = VSSRANI_BU_H { 1500, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1500 = VSRL_W { 1499, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1499 = VSRL_H { 1498, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1498 = VSRL_D { 1497, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1497 = VSRL_B { 1496, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1496 = VSRLR_W { 1495, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1495 = VSRLR_H { 1494, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1494 = VSRLR_D { 1493, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1493 = VSRLR_B { 1492, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1492 = VSRLRN_W_D { 1491, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1491 = VSRLRN_H_W { 1490, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1490 = VSRLRN_B_H { 1489, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1489 = VSRLRNI_W_D { 1488, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1488 = VSRLRNI_H_W { 1487, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1487 = VSRLRNI_D_Q { 1486, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1486 = VSRLRNI_B_H { 1485, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1485 = VSRLRI_W { 1484, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1484 = VSRLRI_H { 1483, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1483 = VSRLRI_D { 1482, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1482 = VSRLRI_B { 1481, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1481 = VSRLN_W_D { 1480, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1480 = VSRLN_H_W { 1479, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1479 = VSRLN_B_H { 1478, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1478 = VSRLNI_W_D { 1477, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1477 = VSRLNI_H_W { 1476, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1476 = VSRLNI_D_Q { 1475, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1475 = VSRLNI_B_H { 1474, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1474 = VSRLI_W { 1473, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1473 = VSRLI_H { 1472, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1472 = VSRLI_D { 1471, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1471 = VSRLI_B { 1470, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1470 = VSRA_W { 1469, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1469 = VSRA_H { 1468, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1468 = VSRA_D { 1467, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1467 = VSRA_B { 1466, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1466 = VSRAR_W { 1465, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1465 = VSRAR_H { 1464, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1464 = VSRAR_D { 1463, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1463 = VSRAR_B { 1462, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1462 = VSRARN_W_D { 1461, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1461 = VSRARN_H_W { 1460, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1460 = VSRARN_B_H { 1459, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1459 = VSRARNI_W_D { 1458, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1458 = VSRARNI_H_W { 1457, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1457 = VSRARNI_D_Q { 1456, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1456 = VSRARNI_B_H { 1455, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1455 = VSRARI_W { 1454, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1454 = VSRARI_H { 1453, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1453 = VSRARI_D { 1452, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1452 = VSRARI_B { 1451, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1451 = VSRAN_W_D { 1450, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1450 = VSRAN_H_W { 1449, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1449 = VSRAN_B_H { 1448, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1448 = VSRANI_W_D { 1447, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1447 = VSRANI_H_W { 1446, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1446 = VSRANI_D_Q { 1445, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1445 = VSRANI_B_H { 1444, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1444 = VSRAI_W { 1443, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1443 = VSRAI_H { 1442, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1442 = VSRAI_D { 1441, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1441 = VSRAI_B { 1440, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1440 = VSLT_WU { 1439, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1439 = VSLT_W { 1438, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1438 = VSLT_HU { 1437, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1437 = VSLT_H { 1436, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1436 = VSLT_DU { 1435, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1435 = VSLT_D { 1434, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1434 = VSLT_BU { 1433, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1433 = VSLT_B { 1432, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1432 = VSLTI_WU { 1431, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1431 = VSLTI_W { 1430, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1430 = VSLTI_HU { 1429, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1429 = VSLTI_H { 1428, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1428 = VSLTI_DU { 1427, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1427 = VSLTI_D { 1426, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1426 = VSLTI_BU { 1425, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1425 = VSLTI_B { 1424, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1424 = VSLL_W { 1423, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1423 = VSLL_H { 1422, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1422 = VSLL_D { 1421, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1421 = VSLL_B { 1420, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1420 = VSLLWIL_W_H { 1419, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1419 = VSLLWIL_WU_HU { 1418, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1418 = VSLLWIL_H_B { 1417, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1417 = VSLLWIL_HU_BU { 1416, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1416 = VSLLWIL_D_W { 1415, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1415 = VSLLWIL_DU_WU { 1414, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1414 = VSLLI_W { 1413, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1413 = VSLLI_H { 1412, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1412 = VSLLI_D { 1411, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1411 = VSLLI_B { 1410, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1410 = VSLE_WU { 1409, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1409 = VSLE_W { 1408, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1408 = VSLE_HU { 1407, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1407 = VSLE_H { 1406, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1406 = VSLE_DU { 1405, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1405 = VSLE_D { 1404, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1404 = VSLE_BU { 1403, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1403 = VSLE_B { 1402, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1402 = VSLEI_WU { 1401, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1401 = VSLEI_W { 1400, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1400 = VSLEI_HU { 1399, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1399 = VSLEI_H { 1398, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1398 = VSLEI_DU { 1397, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1397 = VSLEI_D { 1396, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1396 = VSLEI_BU { 1395, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1395 = VSLEI_B { 1394, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1394 = VSIGNCOV_W { 1393, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1393 = VSIGNCOV_H { 1392, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1392 = VSIGNCOV_D { 1391, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1391 = VSIGNCOV_B { 1390, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1390 = VSHUF_W { 1389, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1389 = VSHUF_H { 1388, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1388 = VSHUF_D { 1387, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #1387 = VSHUF_B { 1386, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1386 = VSHUF4I_W { 1385, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1385 = VSHUF4I_H { 1384, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1384 = VSHUF4I_D { 1383, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1383 = VSHUF4I_B { 1382, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1382 = VSETNEZ_V { 1381, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1381 = VSETEQZ_V { 1380, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1380 = VSETANYEQZ_W { 1379, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1379 = VSETANYEQZ_H { 1378, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1378 = VSETANYEQZ_D { 1377, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1377 = VSETANYEQZ_B { 1376, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1376 = VSETALLNEZ_W { 1375, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1375 = VSETALLNEZ_H { 1374, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1374 = VSETALLNEZ_D { 1373, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 373, 0, 0x0ULL }, // Inst #1373 = VSETALLNEZ_B { 1372, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1372 = VSEQ_W { 1371, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1371 = VSEQ_H { 1370, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1370 = VSEQ_D { 1369, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1369 = VSEQ_B { 1368, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1368 = VSEQI_W { 1367, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1367 = VSEQI_H { 1366, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1366 = VSEQI_D { 1365, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1365 = VSEQI_B { 1364, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1364 = VSAT_WU { 1363, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1363 = VSAT_W { 1362, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1362 = VSAT_HU { 1361, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1361 = VSAT_H { 1360, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1360 = VSAT_DU { 1359, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1359 = VSAT_D { 1358, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1358 = VSAT_BU { 1357, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1357 = VSAT_B { 1356, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1356 = VSADD_WU { 1355, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1355 = VSADD_W { 1354, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1354 = VSADD_HU { 1353, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1353 = VSADD_H { 1352, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1352 = VSADD_DU { 1351, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1351 = VSADD_D { 1350, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1350 = VSADD_BU { 1349, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1349 = VSADD_B { 1348, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1348 = VROTR_W { 1347, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1347 = VROTR_H { 1346, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1346 = VROTR_D { 1345, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1345 = VROTR_B { 1344, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1344 = VROTRI_W { 1343, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1343 = VROTRI_H { 1342, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1342 = VROTRI_D { 1341, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1341 = VROTRI_B { 1340, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 370, 0, 0x0ULL }, // Inst #1340 = VREPLVE_W { 1339, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 370, 0, 0x0ULL }, // Inst #1339 = VREPLVE_H { 1338, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 370, 0, 0x0ULL }, // Inst #1338 = VREPLVE_D { 1337, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 370, 0, 0x0ULL }, // Inst #1337 = VREPLVE_B { 1336, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1336 = VREPLVEI_W { 1335, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1335 = VREPLVEI_H { 1334, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1334 = VREPLVEI_D { 1333, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1333 = VREPLVEI_B { 1332, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 368, 0, 0x0ULL }, // Inst #1332 = VREPLGR2VR_W { 1331, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 368, 0, 0x0ULL }, // Inst #1331 = VREPLGR2VR_H { 1330, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 368, 0, 0x0ULL }, // Inst #1330 = VREPLGR2VR_D { 1329, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 368, 0, 0x0ULL }, // Inst #1329 = VREPLGR2VR_B { 1328, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 365, 0, 0x0ULL }, // Inst #1328 = VPICKVE2GR_WU { 1327, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 365, 0, 0x0ULL }, // Inst #1327 = VPICKVE2GR_W { 1326, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 365, 0, 0x0ULL }, // Inst #1326 = VPICKVE2GR_HU { 1325, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 365, 0, 0x0ULL }, // Inst #1325 = VPICKVE2GR_H { 1324, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 365, 0, 0x0ULL }, // Inst #1324 = VPICKVE2GR_DU { 1323, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 365, 0, 0x0ULL }, // Inst #1323 = VPICKVE2GR_D { 1322, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 365, 0, 0x0ULL }, // Inst #1322 = VPICKVE2GR_BU { 1321, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 365, 0, 0x0ULL }, // Inst #1321 = VPICKVE2GR_B { 1320, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1320 = VPICKOD_W { 1319, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1319 = VPICKOD_H { 1318, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1318 = VPICKOD_D { 1317, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1317 = VPICKOD_B { 1316, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1316 = VPICKEV_W { 1315, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1315 = VPICKEV_H { 1314, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1314 = VPICKEV_D { 1313, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1313 = VPICKEV_B { 1312, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1312 = VPERMI_W { 1311, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1311 = VPCNT_W { 1310, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1310 = VPCNT_H { 1309, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1309 = VPCNT_D { 1308, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1308 = VPCNT_B { 1307, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1307 = VPACKOD_W { 1306, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1306 = VPACKOD_H { 1305, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1305 = VPACKOD_D { 1304, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1304 = VPACKOD_B { 1303, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1303 = VPACKEV_W { 1302, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1302 = VPACKEV_H { 1301, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1301 = VPACKEV_D { 1300, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1300 = VPACKEV_B { 1299, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1299 = VOR_V { 1298, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1298 = VORN_V { 1297, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1297 = VORI_B { 1296, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1296 = VNOR_V { 1295, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1295 = VNORI_B { 1294, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1294 = VNEG_W { 1293, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1293 = VNEG_H { 1292, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1292 = VNEG_D { 1291, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1291 = VNEG_B { 1290, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1290 = VMUL_W { 1289, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1289 = VMUL_H { 1288, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1288 = VMUL_D { 1287, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1287 = VMUL_B { 1286, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1286 = VMULWOD_W_HU_H { 1285, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1285 = VMULWOD_W_HU { 1284, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1284 = VMULWOD_W_H { 1283, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1283 = VMULWOD_Q_DU_D { 1282, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1282 = VMULWOD_Q_DU { 1281, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1281 = VMULWOD_Q_D { 1280, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1280 = VMULWOD_H_BU_B { 1279, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1279 = VMULWOD_H_BU { 1278, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1278 = VMULWOD_H_B { 1277, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1277 = VMULWOD_D_WU_W { 1276, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1276 = VMULWOD_D_WU { 1275, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1275 = VMULWOD_D_W { 1274, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1274 = VMULWEV_W_HU_H { 1273, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1273 = VMULWEV_W_HU { 1272, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1272 = VMULWEV_W_H { 1271, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1271 = VMULWEV_Q_DU_D { 1270, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1270 = VMULWEV_Q_DU { 1269, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1269 = VMULWEV_Q_D { 1268, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1268 = VMULWEV_H_BU_B { 1267, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1267 = VMULWEV_H_BU { 1266, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1266 = VMULWEV_H_B { 1265, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1265 = VMULWEV_D_WU_W { 1264, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1264 = VMULWEV_D_WU { 1263, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1263 = VMULWEV_D_W { 1262, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1262 = VMUH_WU { 1261, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1261 = VMUH_W { 1260, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1260 = VMUH_HU { 1259, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1259 = VMUH_H { 1258, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1258 = VMUH_DU { 1257, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1257 = VMUH_D { 1256, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1256 = VMUH_BU { 1255, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1255 = VMUH_B { 1254, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1254 = VMSUB_W { 1253, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1253 = VMSUB_H { 1252, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1252 = VMSUB_D { 1251, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1251 = VMSUB_B { 1250, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1250 = VMSKNZ_B { 1249, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1249 = VMSKLTZ_W { 1248, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1248 = VMSKLTZ_H { 1247, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1247 = VMSKLTZ_D { 1246, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1246 = VMSKLTZ_B { 1245, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1245 = VMSKGEZ_B { 1244, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1244 = VMOD_WU { 1243, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1243 = VMOD_W { 1242, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1242 = VMOD_HU { 1241, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1241 = VMOD_H { 1240, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1240 = VMOD_DU { 1239, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1239 = VMOD_D { 1238, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1238 = VMOD_BU { 1237, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1237 = VMOD_B { 1236, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1236 = VMIN_WU { 1235, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1235 = VMIN_W { 1234, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1234 = VMIN_HU { 1233, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1233 = VMIN_H { 1232, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1232 = VMIN_DU { 1231, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1231 = VMIN_D { 1230, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1230 = VMIN_BU { 1229, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1229 = VMIN_B { 1228, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1228 = VMINI_WU { 1227, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1227 = VMINI_W { 1226, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1226 = VMINI_HU { 1225, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1225 = VMINI_H { 1224, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1224 = VMINI_DU { 1223, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1223 = VMINI_D { 1222, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1222 = VMINI_BU { 1221, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1221 = VMINI_B { 1220, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1220 = VMAX_WU { 1219, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1219 = VMAX_W { 1218, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1218 = VMAX_HU { 1217, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1217 = VMAX_H { 1216, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1216 = VMAX_DU { 1215, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1215 = VMAX_D { 1214, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1214 = VMAX_BU { 1213, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1213 = VMAX_B { 1212, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1212 = VMAXI_WU { 1211, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1211 = VMAXI_W { 1210, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1210 = VMAXI_HU { 1209, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1209 = VMAXI_H { 1208, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1208 = VMAXI_DU { 1207, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1207 = VMAXI_D { 1206, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1206 = VMAXI_BU { 1205, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #1205 = VMAXI_B { 1204, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1204 = VMADD_W { 1203, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1203 = VMADD_H { 1202, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1202 = VMADD_D { 1201, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1201 = VMADD_B { 1200, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1200 = VMADDWOD_W_HU_H { 1199, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1199 = VMADDWOD_W_HU { 1198, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1198 = VMADDWOD_W_H { 1197, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1197 = VMADDWOD_Q_DU_D { 1196, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1196 = VMADDWOD_Q_DU { 1195, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1195 = VMADDWOD_Q_D { 1194, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1194 = VMADDWOD_H_BU_B { 1193, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1193 = VMADDWOD_H_BU { 1192, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1192 = VMADDWOD_H_B { 1191, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1191 = VMADDWOD_D_WU_W { 1190, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1190 = VMADDWOD_D_WU { 1189, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1189 = VMADDWOD_D_W { 1188, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1188 = VMADDWEV_W_HU_H { 1187, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1187 = VMADDWEV_W_HU { 1186, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1186 = VMADDWEV_W_H { 1185, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1185 = VMADDWEV_Q_DU_D { 1184, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1184 = VMADDWEV_Q_DU { 1183, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1183 = VMADDWEV_Q_D { 1182, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1182 = VMADDWEV_H_BU_B { 1181, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1181 = VMADDWEV_H_BU { 1180, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1180 = VMADDWEV_H_B { 1179, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1179 = VMADDWEV_D_WU_W { 1178, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1178 = VMADDWEV_D_WU { 1177, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1177 = VMADDWEV_D_W { 1176, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 362, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #1176 = VLDX { 1175, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 359, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #1175 = VLDREPL_W { 1174, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 359, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #1174 = VLDREPL_H { 1173, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 359, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #1173 = VLDREPL_D { 1172, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 359, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #1172 = VLDREPL_B { 1171, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 208, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // Inst #1171 = VLDI { 1170, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 359, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #1170 = VLD { 1169, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 355, 0, 0x0ULL }, // Inst #1169 = VINSGR2VR_W { 1168, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 355, 0, 0x0ULL }, // Inst #1168 = VINSGR2VR_H { 1167, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 355, 0, 0x0ULL }, // Inst #1167 = VINSGR2VR_D { 1166, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 355, 0, 0x0ULL }, // Inst #1166 = VINSGR2VR_B { 1165, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1165 = VILVL_W { 1164, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1164 = VILVL_H { 1163, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1163 = VILVL_D { 1162, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1162 = VILVL_B { 1161, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1161 = VILVH_W { 1160, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1160 = VILVH_H { 1159, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1159 = VILVH_D { 1158, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1158 = VILVH_B { 1157, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1157 = VHSUBW_W_H { 1156, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1156 = VHSUBW_WU_HU { 1155, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1155 = VHSUBW_Q_D { 1154, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1154 = VHSUBW_QU_DU { 1153, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1153 = VHSUBW_H_B { 1152, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1152 = VHSUBW_HU_BU { 1151, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1151 = VHSUBW_D_W { 1150, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1150 = VHSUBW_DU_WU { 1149, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1149 = VHADDW_W_H { 1148, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1148 = VHADDW_WU_HU { 1147, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1147 = VHADDW_Q_D { 1146, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1146 = VHADDW_QU_DU { 1145, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1145 = VHADDW_H_B { 1144, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1144 = VHADDW_HU_BU { 1143, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1143 = VHADDW_D_W { 1142, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1142 = VHADDW_DU_WU { 1141, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1141 = VFTINT_W_S { 1140, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1140 = VFTINT_W_D { 1139, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1139 = VFTINT_WU_S { 1138, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1138 = VFTINT_L_D { 1137, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1137 = VFTINT_LU_D { 1136, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1136 = VFTINTRZ_W_S { 1135, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1135 = VFTINTRZ_W_D { 1134, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1134 = VFTINTRZ_WU_S { 1133, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1133 = VFTINTRZ_L_D { 1132, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1132 = VFTINTRZ_LU_D { 1131, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1131 = VFTINTRZL_L_S { 1130, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1130 = VFTINTRZH_L_S { 1129, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1129 = VFTINTRP_W_S { 1128, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1128 = VFTINTRP_W_D { 1127, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1127 = VFTINTRP_L_D { 1126, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1126 = VFTINTRPL_L_S { 1125, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1125 = VFTINTRPH_L_S { 1124, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1124 = VFTINTRNE_W_S { 1123, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1123 = VFTINTRNE_W_D { 1122, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1122 = VFTINTRNE_L_D { 1121, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1121 = VFTINTRNEL_L_S { 1120, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1120 = VFTINTRNEH_L_S { 1119, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1119 = VFTINTRM_W_S { 1118, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1118 = VFTINTRM_W_D { 1117, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1117 = VFTINTRM_L_D { 1116, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1116 = VFTINTRML_L_S { 1115, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1115 = VFTINTRMH_L_S { 1114, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1114 = VFTINTL_L_S { 1113, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1113 = VFTINTH_L_S { 1112, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1112 = VFSUB_S { 1111, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1111 = VFSUB_D { 1110, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1110 = VFSQRT_S { 1109, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1109 = VFSQRT_D { 1108, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1108 = VFRSTP_H { 1107, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 351, 0, 0x0ULL }, // Inst #1107 = VFRSTP_B { 1106, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1106 = VFRSTPI_H { 1105, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1105 = VFRSTPI_B { 1104, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1104 = VFRSQRT_S { 1103, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1103 = VFRSQRT_D { 1102, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1102 = VFRSQRTE_S { 1101, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1101 = VFRSQRTE_D { 1100, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1100 = VFRINT_S { 1099, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1099 = VFRINT_D { 1098, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1098 = VFRINTRZ_S { 1097, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1097 = VFRINTRZ_D { 1096, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1096 = VFRINTRP_S { 1095, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1095 = VFRINTRP_D { 1094, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1094 = VFRINTRNE_S { 1093, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1093 = VFRINTRNE_D { 1092, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1092 = VFRINTRM_S { 1091, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1091 = VFRINTRM_D { 1090, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1090 = VFRECIP_S { 1089, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1089 = VFRECIP_D { 1088, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1088 = VFRECIPE_S { 1087, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1087 = VFRECIPE_D { 1086, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #1086 = VFNMSUB_S { 1085, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #1085 = VFNMSUB_D { 1084, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #1084 = VFNMADD_S { 1083, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #1083 = VFNMADD_D { 1082, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1082 = VFMUL_S { 1081, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1081 = VFMUL_D { 1080, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #1080 = VFMSUB_S { 1079, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #1079 = VFMSUB_D { 1078, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1078 = VFMIN_S { 1077, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1077 = VFMIN_D { 1076, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1076 = VFMINA_S { 1075, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1075 = VFMINA_D { 1074, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1074 = VFMAX_S { 1073, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1073 = VFMAX_D { 1072, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1072 = VFMAXA_S { 1071, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1071 = VFMAXA_D { 1070, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #1070 = VFMADD_S { 1069, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #1069 = VFMADD_D { 1068, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1068 = VFLOGB_S { 1067, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1067 = VFLOGB_D { 1066, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1066 = VFFINT_S_WU { 1065, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1065 = VFFINT_S_W { 1064, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1064 = VFFINT_S_L { 1063, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1063 = VFFINT_D_LU { 1062, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1062 = VFFINT_D_L { 1061, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1061 = VFFINTL_D_W { 1060, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1060 = VFFINTH_D_W { 1059, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1059 = VFDIV_S { 1058, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1058 = VFDIV_D { 1057, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1057 = VFCVT_S_D { 1056, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1056 = VFCVT_H_S { 1055, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1055 = VFCVTL_S_H { 1054, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1054 = VFCVTL_D_S { 1053, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1053 = VFCVTH_S_H { 1052, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1052 = VFCVTH_D_S { 1051, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1051 = VFCMP_SUN_S { 1050, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1050 = VFCMP_SUN_D { 1049, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1049 = VFCMP_SUNE_S { 1048, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1048 = VFCMP_SUNE_D { 1047, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1047 = VFCMP_SULT_S { 1046, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1046 = VFCMP_SULT_D { 1045, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1045 = VFCMP_SULE_S { 1044, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1044 = VFCMP_SULE_D { 1043, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1043 = VFCMP_SUEQ_S { 1042, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1042 = VFCMP_SUEQ_D { 1041, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1041 = VFCMP_SOR_S { 1040, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1040 = VFCMP_SOR_D { 1039, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1039 = VFCMP_SNE_S { 1038, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1038 = VFCMP_SNE_D { 1037, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1037 = VFCMP_SLT_S { 1036, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1036 = VFCMP_SLT_D { 1035, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1035 = VFCMP_SLE_S { 1034, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1034 = VFCMP_SLE_D { 1033, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1033 = VFCMP_SEQ_S { 1032, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1032 = VFCMP_SEQ_D { 1031, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1031 = VFCMP_SAF_S { 1030, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1030 = VFCMP_SAF_D { 1029, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1029 = VFCMP_CUN_S { 1028, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1028 = VFCMP_CUN_D { 1027, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1027 = VFCMP_CUNE_S { 1026, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1026 = VFCMP_CUNE_D { 1025, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1025 = VFCMP_CULT_S { 1024, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1024 = VFCMP_CULT_D { 1023, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1023 = VFCMP_CULE_S { 1022, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1022 = VFCMP_CULE_D { 1021, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1021 = VFCMP_CUEQ_S { 1020, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1020 = VFCMP_CUEQ_D { 1019, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1019 = VFCMP_COR_S { 1018, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1018 = VFCMP_COR_D { 1017, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1017 = VFCMP_CNE_S { 1016, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1016 = VFCMP_CNE_D { 1015, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1015 = VFCMP_CLT_S { 1014, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1014 = VFCMP_CLT_D { 1013, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1013 = VFCMP_CLE_S { 1012, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1012 = VFCMP_CLE_D { 1011, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1011 = VFCMP_CEQ_S { 1010, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1010 = VFCMP_CEQ_D { 1009, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1009 = VFCMP_CAF_S { 1008, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1008 = VFCMP_CAF_D { 1007, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1007 = VFCLASS_S { 1006, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #1006 = VFCLASS_D { 1005, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1005 = VFADD_S { 1004, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #1004 = VFADD_D { 1003, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1003 = VEXTRINS_W { 1002, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1002 = VEXTRINS_H { 1001, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1001 = VEXTRINS_D { 1000, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #1000 = VEXTRINS_B { 999, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #999 = VEXTL_Q_D { 998, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #998 = VEXTL_QU_DU { 997, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #997 = VEXTH_W_H { 996, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #996 = VEXTH_WU_HU { 995, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #995 = VEXTH_Q_D { 994, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #994 = VEXTH_QU_DU { 993, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #993 = VEXTH_H_B { 992, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #992 = VEXTH_HU_BU { 991, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #991 = VEXTH_D_W { 990, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #990 = VEXTH_DU_WU { 989, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #989 = VEXT2XV_W_H { 988, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #988 = VEXT2XV_W_B { 987, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #987 = VEXT2XV_WU_HU { 986, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #986 = VEXT2XV_WU_BU { 985, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #985 = VEXT2XV_H_B { 984, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #984 = VEXT2XV_HU_BU { 983, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #983 = VEXT2XV_D_W { 982, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #982 = VEXT2XV_D_H { 981, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #981 = VEXT2XV_D_B { 980, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #980 = VEXT2XV_DU_WU { 979, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #979 = VEXT2XV_DU_HU { 978, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 349, 0, 0x0ULL }, // Inst #978 = VEXT2XV_DU_BU { 977, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #977 = VDIV_WU { 976, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #976 = VDIV_W { 975, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #975 = VDIV_HU { 974, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #974 = VDIV_H { 973, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #973 = VDIV_DU { 972, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #972 = VDIV_D { 971, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #971 = VDIV_BU { 970, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #970 = VDIV_B { 969, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #969 = VCLZ_W { 968, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #968 = VCLZ_H { 967, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #967 = VCLZ_D { 966, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #966 = VCLZ_B { 965, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #965 = VCLO_W { 964, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #964 = VCLO_H { 963, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #963 = VCLO_D { 962, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 347, 0, 0x0ULL }, // Inst #962 = VCLO_B { 961, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #961 = VBSRL_V { 960, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #960 = VBSLL_V { 959, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #959 = VBITSET_W { 958, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #958 = VBITSET_H { 957, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #957 = VBITSET_D { 956, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #956 = VBITSET_B { 955, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #955 = VBITSETI_W { 954, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #954 = VBITSETI_H { 953, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #953 = VBITSETI_D { 952, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #952 = VBITSETI_B { 951, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 343, 0, 0x0ULL }, // Inst #951 = VBITSEL_V { 950, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 339, 0, 0x0ULL }, // Inst #950 = VBITSELI_B { 949, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #949 = VBITREV_W { 948, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #948 = VBITREV_H { 947, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #947 = VBITREV_D { 946, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #946 = VBITREV_B { 945, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #945 = VBITREVI_W { 944, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #944 = VBITREVI_H { 943, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #943 = VBITREVI_D { 942, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #942 = VBITREVI_B { 941, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #941 = VBITCLR_W { 940, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #940 = VBITCLR_H { 939, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #939 = VBITCLR_D { 938, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #938 = VBITCLR_B { 937, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #937 = VBITCLRI_W { 936, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #936 = VBITCLRI_H { 935, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #935 = VBITCLRI_D { 934, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #934 = VBITCLRI_B { 933, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #933 = VAVG_WU { 932, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #932 = VAVG_W { 931, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #931 = VAVG_HU { 930, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #930 = VAVG_H { 929, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #929 = VAVG_DU { 928, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #928 = VAVG_D { 927, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #927 = VAVG_BU { 926, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #926 = VAVG_B { 925, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #925 = VAVGR_WU { 924, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #924 = VAVGR_W { 923, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #923 = VAVGR_HU { 922, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #922 = VAVGR_H { 921, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #921 = VAVGR_DU { 920, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #920 = VAVGR_D { 919, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #919 = VAVGR_BU { 918, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #918 = VAVGR_B { 917, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #917 = VAND_V { 916, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #916 = VANDN_V { 915, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #915 = VANDI_B { 914, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #914 = VADD_W { 913, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #913 = VADD_Q { 912, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #912 = VADD_H { 911, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #911 = VADD_D { 910, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #910 = VADD_B { 909, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #909 = VADDWOD_W_HU_H { 908, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #908 = VADDWOD_W_HU { 907, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #907 = VADDWOD_W_H { 906, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #906 = VADDWOD_Q_DU_D { 905, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #905 = VADDWOD_Q_DU { 904, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #904 = VADDWOD_Q_D { 903, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #903 = VADDWOD_H_BU_B { 902, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #902 = VADDWOD_H_BU { 901, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #901 = VADDWOD_H_B { 900, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #900 = VADDWOD_D_WU_W { 899, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #899 = VADDWOD_D_WU { 898, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #898 = VADDWOD_D_W { 897, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #897 = VADDWEV_W_HU_H { 896, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #896 = VADDWEV_W_HU { 895, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #895 = VADDWEV_W_H { 894, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #894 = VADDWEV_Q_DU_D { 893, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #893 = VADDWEV_Q_DU { 892, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #892 = VADDWEV_Q_D { 891, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #891 = VADDWEV_H_BU_B { 890, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #890 = VADDWEV_H_BU { 889, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #889 = VADDWEV_H_B { 888, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #888 = VADDWEV_D_WU_W { 887, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #887 = VADDWEV_D_WU { 886, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #886 = VADDWEV_D_W { 885, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #885 = VADDI_WU { 884, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #884 = VADDI_HU { 883, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #883 = VADDI_DU { 882, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 336, 0, 0x0ULL }, // Inst #882 = VADDI_BU { 881, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #881 = VADDA_W { 880, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #880 = VADDA_H { 879, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #879 = VADDA_D { 878, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #878 = VADDA_B { 877, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #877 = VABSD_WU { 876, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #876 = VABSD_W { 875, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #875 = VABSD_HU { 874, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #874 = VABSD_H { 873, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #873 = VABSD_DU { 872, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #872 = VABSD_D { 871, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #871 = VABSD_BU { 870, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 333, 0, 0x0ULL }, // Inst #870 = VABSD_B { 869, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #869 = TLBWR { 868, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #868 = TLBSRCH { 867, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #867 = TLBRD { 866, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #866 = TLBFLUSH { 865, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #865 = TLBFILL { 864, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #864 = TLBCLR { 863, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #863 = SYSCALL { 862, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #862 = SUB_W { 861, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #861 = SUB_D { 860, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #860 = ST_W { 859, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #859 = ST_H { 858, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #858 = ST_D { 857, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #857 = ST_B { 856, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #856 = STX_W { 855, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #855 = STX_H { 854, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #854 = STX_D { 853, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #853 = STX_B { 852, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #852 = STR_W { 851, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #851 = STR_D { 850, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #850 = STPTR_W { 849, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #849 = STPTR_D { 848, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #848 = STL_W { 847, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #847 = STL_D { 846, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #846 = STLE_W { 845, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #845 = STLE_H { 844, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #844 = STLE_D { 843, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #843 = STLE_B { 842, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #842 = STGT_W { 841, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #841 = STGT_H { 840, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #840 = STGT_D { 839, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #839 = STGT_B { 838, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #838 = SRL_W { 837, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #837 = SRL_D { 836, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #836 = SRLI_W { 835, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #835 = SRLI_D { 834, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #834 = SRA_W { 833, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #833 = SRA_D { 832, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #832 = SRAI_W { 831, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #831 = SRAI_D { 830, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #830 = SLTUI { 829, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #829 = SLTU { 828, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #828 = SLTI { 827, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #827 = SLT { 826, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #826 = SLL_W { 825, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #825 = SLL_D { 824, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #824 = SLLI_W { 823, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #823 = SLLI_D { 822, 1, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 332, 0, 0x0ULL }, // Inst #822 = SET_CFR_TRUE { 821, 1, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 332, 0, 0x0ULL }, // Inst #821 = SET_CFR_FALSE { 820, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #820 = SETX86LOOPNE { 819, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #819 = SETX86LOOPE { 818, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #818 = SETX86J { 817, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #817 = SETARMJ { 816, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 243, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #816 = SC_W { 815, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 328, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #815 = SC_Q { 814, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 243, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #814 = SC_D { 813, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 325, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #813 = SCREL_W { 812, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 325, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #812 = SCREL_D { 811, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #811 = SBC_W { 810, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #810 = SBC_H { 809, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #809 = SBC_D { 808, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #808 = SBC_B { 807, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #807 = ROTR_W { 806, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #806 = ROTR_H { 805, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #805 = ROTR_D { 804, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #804 = ROTR_B { 803, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #803 = ROTRI_W { 802, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #802 = ROTRI_H { 801, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #801 = ROTRI_D { 800, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #800 = ROTRI_B { 799, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #799 = REVH_D { 798, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #798 = REVH_2W { 797, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #797 = REVB_D { 796, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #796 = REVB_4H { 795, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #795 = REVB_2W { 794, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #794 = REVB_2H { 793, 2, 2, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #793 = RDTIME_D { 792, 2, 2, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #792 = RDTIMEL_W { 791, 2, 2, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #791 = RDTIMEH_W { 790, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #790 = RCR_W { 789, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #789 = RCR_H { 788, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #788 = RCR_D { 787, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #787 = RCR_B { 786, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #786 = RCRI_W { 785, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #785 = RCRI_H { 784, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #784 = RCRI_D { 783, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #783 = RCRI_B { 782, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 322, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #782 = PRELDX { 781, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 237, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #781 = PRELD { 780, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #780 = PCALAU12I { 779, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #779 = PCADDU18I { 778, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #778 = PCADDU12I { 777, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #777 = PCADDI { 776, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #776 = ORN { 775, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // Inst #775 = ORI { 774, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #774 = OR { 773, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #773 = NOR { 772, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #772 = MUL_W { 771, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #771 = MUL_D { 770, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #770 = MULW_D_WU { 769, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #769 = MULW_D_W { 768, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #768 = MULH_WU { 767, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #767 = MULH_W { 766, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #766 = MULH_DU { 765, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #765 = MULH_D { 764, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 320, 0, 0x0ULL }, // Inst #764 = MOVSCR2GR { 763, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 318, 0, 0x0ULL }, // Inst #763 = MOVGR2SCR { 762, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 314, 0, 0x0ULL }, // Inst #762 = MOVGR2FR_W_64 { 761, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 316, 0, 0x0ULL }, // Inst #761 = MOVGR2FR_W { 760, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 314, 0, 0x0ULL }, // Inst #760 = MOVGR2FR_D { 759, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 311, 0, 0x0ULL }, // Inst #759 = MOVGR2FRH_W { 758, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 309, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #758 = MOVGR2FCSR { 757, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 307, 0, 0x0ULL }, // Inst #757 = MOVGR2CF { 756, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 303, 0, 0x0ULL }, // Inst #756 = MOVFRH2GR_S { 755, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 303, 0, 0x0ULL }, // Inst #755 = MOVFR2GR_S_64 { 754, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 305, 0, 0x0ULL }, // Inst #754 = MOVFR2GR_S { 753, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 303, 0, 0x0ULL }, // Inst #753 = MOVFR2GR_D { 752, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 301, 0, 0x0ULL }, // Inst #752 = MOVFR2CF_xS { 751, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 299, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #751 = MOVFCSR2GR { 750, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 297, 0, 0x0ULL }, // Inst #750 = MOVCF2GR { 749, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 295, 0, 0x0ULL }, // Inst #749 = MOVCF2FR_xS { 748, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #748 = MOD_WU { 747, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #747 = MOD_W { 746, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #746 = MOD_DU { 745, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #745 = MOD_D { 744, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #744 = MASKNEZ { 743, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #743 = MASKEQZ { 742, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Rematerializable), 0x0ULL }, // Inst #742 = LU52I_D { 741, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 240, 0|(1ULL<<MCID::Rematerializable), 0x0ULL }, // Inst #741 = LU32I_D { 740, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Rematerializable), 0x0ULL }, // Inst #740 = LU12I_W { 739, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #739 = LL_W { 738, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #738 = LL_D { 737, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #737 = LLACQ_W { 736, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #736 = LLACQ_D { 735, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #735 = LD_WU { 734, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #734 = LD_W { 733, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #733 = LD_HU { 732, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #732 = LD_H { 731, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #731 = LD_D { 730, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #730 = LD_BU { 729, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #729 = LD_B { 728, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #728 = LDX_WU { 727, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #727 = LDX_W { 726, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #726 = LDX_HU { 725, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #725 = LDX_H { 724, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #724 = LDX_D { 723, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #723 = LDX_BU { 722, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #722 = LDX_B { 721, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #721 = LDR_W { 720, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #720 = LDR_D { 719, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #719 = LDPTR_W { 718, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #718 = LDPTR_D { 717, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #717 = LDPTE { 716, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #716 = LDL_W { 715, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #715 = LDL_D { 714, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #714 = LDLE_W { 713, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #713 = LDLE_H { 712, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #712 = LDLE_D { 711, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #711 = LDLE_B { 710, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #710 = LDGT_W { 709, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #709 = LDGT_H { 708, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #708 = LDGT_D { 707, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #707 = LDGT_B { 706, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #706 = LDDIR { 705, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0, 0x0ULL }, // Inst #705 = JISCR1 { 704, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0, 0x0ULL }, // Inst #704 = JISCR0 { 703, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #703 = JIRL { 702, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #702 = IOCSRWR_W { 701, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #701 = IOCSRWR_H { 700, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #700 = IOCSRWR_D { 699, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #699 = IOCSRWR_B { 698, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #698 = IOCSRRD_W { 697, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #697 = IOCSRRD_H { 696, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #696 = IOCSRRD_D { 695, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #695 = IOCSRRD_B { 694, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #694 = INVTLB { 693, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #693 = IDLE { 692, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #692 = IBAR { 691, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #691 = HVCL { 690, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #690 = GTLBFLUSH { 689, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 243, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #689 = GCSRXCHG { 688, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 240, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #688 = GCSRWR { 687, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #687 = GCSRRD { 686, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #686 = FTINT_W_S { 685, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 265, 0, 0x0ULL }, // Inst #685 = FTINT_W_D { 684, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 263, 0, 0x0ULL }, // Inst #684 = FTINT_L_S { 683, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #683 = FTINT_L_D { 682, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #682 = FTINTRZ_W_S { 681, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 265, 0, 0x0ULL }, // Inst #681 = FTINTRZ_W_D { 680, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 263, 0, 0x0ULL }, // Inst #680 = FTINTRZ_L_S { 679, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #679 = FTINTRZ_L_D { 678, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #678 = FTINTRP_W_S { 677, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 265, 0, 0x0ULL }, // Inst #677 = FTINTRP_W_D { 676, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 263, 0, 0x0ULL }, // Inst #676 = FTINTRP_L_S { 675, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #675 = FTINTRP_L_D { 674, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #674 = FTINTRNE_W_S { 673, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 265, 0, 0x0ULL }, // Inst #673 = FTINTRNE_W_D { 672, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 263, 0, 0x0ULL }, // Inst #672 = FTINTRNE_L_S { 671, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #671 = FTINTRNE_L_D { 670, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #670 = FTINTRM_W_S { 669, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 265, 0, 0x0ULL }, // Inst #669 = FTINTRM_W_D { 668, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 263, 0, 0x0ULL }, // Inst #668 = FTINTRM_L_S { 667, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #667 = FTINTRM_L_D { 666, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #666 = FSUB_S { 665, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #665 = FSUB_D { 664, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 276, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #664 = FST_S { 663, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 273, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #663 = FST_D { 662, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 270, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #662 = FSTX_S { 661, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 267, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #661 = FSTX_D { 660, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 270, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #660 = FSTLE_S { 659, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 267, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #659 = FSTLE_D { 658, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 270, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #658 = FSTGT_S { 657, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 267, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #657 = FSTGT_D { 656, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #656 = FSQRT_S { 655, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #655 = FSQRT_D { 654, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 291, 0, 0x0ULL }, // Inst #654 = FSEL_xS { 653, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 287, 0, 0x0ULL }, // Inst #653 = FSEL_xD { 652, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #652 = FSCALEB_S { 651, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #651 = FSCALEB_D { 650, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #650 = FRSQRT_S { 649, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #649 = FRSQRT_D { 648, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #648 = FRSQRTE_S { 647, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #647 = FRSQRTE_D { 646, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #646 = FRINT_S { 645, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #645 = FRINT_D { 644, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #644 = FRECIP_S { 643, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #643 = FRECIP_D { 642, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #642 = FRECIPE_S { 641, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #641 = FRECIPE_D { 640, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 283, 0, 0x0ULL }, // Inst #640 = FNMSUB_S { 639, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 279, 0, 0x0ULL }, // Inst #639 = FNMSUB_D { 638, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 283, 0, 0x0ULL }, // Inst #638 = FNMADD_S { 637, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 279, 0, 0x0ULL }, // Inst #637 = FNMADD_D { 636, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #636 = FNEG_S { 635, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #635 = FNEG_D { 634, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #634 = FMUL_S { 633, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #633 = FMUL_D { 632, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 283, 0, 0x0ULL }, // Inst #632 = FMSUB_S { 631, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 279, 0, 0x0ULL }, // Inst #631 = FMSUB_D { 630, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #630 = FMOV_S { 629, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #629 = FMOV_D { 628, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #628 = FMIN_S { 627, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #627 = FMIN_D { 626, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #626 = FMINA_S { 625, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #625 = FMINA_D { 624, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #624 = FMAX_S { 623, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #623 = FMAX_D { 622, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #622 = FMAXA_S { 621, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #621 = FMAXA_D { 620, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 283, 0, 0x0ULL }, // Inst #620 = FMADD_S { 619, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 279, 0, 0x0ULL }, // Inst #619 = FMADD_D { 618, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #618 = FLOGB_S { 617, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #617 = FLOGB_D { 616, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 276, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #616 = FLD_S { 615, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 273, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #615 = FLD_D { 614, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 270, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #614 = FLDX_S { 613, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 267, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #613 = FLDX_D { 612, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 270, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #612 = FLDLE_S { 611, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 267, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #611 = FLDLE_D { 610, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 270, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #610 = FLDGT_S { 609, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 267, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #609 = FLDGT_D { 608, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #608 = FFINT_S_W { 607, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 265, 0, 0x0ULL }, // Inst #607 = FFINT_S_L { 606, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 263, 0, 0x0ULL }, // Inst #606 = FFINT_D_W { 605, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #605 = FFINT_D_L { 604, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #604 = FDIV_S { 603, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #603 = FDIV_D { 602, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #602 = FCVT_UD_D { 601, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 265, 0, 0x0ULL }, // Inst #601 = FCVT_S_D { 600, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #600 = FCVT_LD_D { 599, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 263, 0, 0x0ULL }, // Inst #599 = FCVT_D_S { 598, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #598 = FCVT_D_LD { 597, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #597 = FCOPYSIGN_S { 596, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #596 = FCOPYSIGN_D { 595, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #595 = FCMP_SUN_S { 594, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #594 = FCMP_SUN_D { 593, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #593 = FCMP_SUNE_S { 592, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #592 = FCMP_SUNE_D { 591, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #591 = FCMP_SULT_S { 590, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #590 = FCMP_SULT_D { 589, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #589 = FCMP_SULE_S { 588, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #588 = FCMP_SULE_D { 587, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #587 = FCMP_SUEQ_S { 586, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #586 = FCMP_SUEQ_D { 585, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #585 = FCMP_SOR_S { 584, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #584 = FCMP_SOR_D { 583, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #583 = FCMP_SNE_S { 582, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #582 = FCMP_SNE_D { 581, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #581 = FCMP_SLT_S { 580, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #580 = FCMP_SLT_D { 579, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #579 = FCMP_SLE_S { 578, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #578 = FCMP_SLE_D { 577, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #577 = FCMP_SEQ_S { 576, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #576 = FCMP_SEQ_D { 575, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #575 = FCMP_SAF_S { 574, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #574 = FCMP_SAF_D { 573, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #573 = FCMP_CUN_S { 572, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #572 = FCMP_CUN_D { 571, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #571 = FCMP_CUNE_S { 570, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #570 = FCMP_CUNE_D { 569, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #569 = FCMP_CULT_S { 568, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #568 = FCMP_CULT_D { 567, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #567 = FCMP_CULE_S { 566, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #566 = FCMP_CULE_D { 565, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #565 = FCMP_CUEQ_S { 564, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #564 = FCMP_CUEQ_D { 563, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #563 = FCMP_COR_S { 562, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #562 = FCMP_COR_D { 561, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #561 = FCMP_CNE_S { 560, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #560 = FCMP_CNE_D { 559, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #559 = FCMP_CLT_S { 558, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #558 = FCMP_CLT_D { 557, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #557 = FCMP_CLE_S { 556, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #556 = FCMP_CLE_D { 555, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #555 = FCMP_CEQ_S { 554, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #554 = FCMP_CEQ_D { 553, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 260, 0, 0x0ULL }, // Inst #553 = FCMP_CAF_S { 552, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 257, 0, 0x0ULL }, // Inst #552 = FCMP_CAF_D { 551, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #551 = FCLASS_S { 550, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #550 = FCLASS_D { 549, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 254, 0, 0x0ULL }, // Inst #549 = FADD_S { 548, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 251, 0, 0x0ULL }, // Inst #548 = FADD_D { 547, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 249, 0, 0x0ULL }, // Inst #547 = FABS_S { 546, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 247, 0, 0x0ULL }, // Inst #546 = FABS_D { 545, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #545 = EXT_W_H { 544, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #544 = EXT_W_B { 543, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #543 = ERTN { 542, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #542 = DIV_WU { 541, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #541 = DIV_W { 540, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #540 = DIV_DU { 539, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #539 = DIV_D { 538, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #538 = DBCL { 537, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #537 = DBAR { 536, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #536 = CTZ_W { 535, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #535 = CTZ_D { 534, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #534 = CTO_W { 533, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #533 = CTO_D { 532, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 243, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #532 = CSRXCHG { 531, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 240, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #531 = CSRWR { 530, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #530 = CSRRD { 529, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #529 = CRC_W_W_W { 528, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #528 = CRC_W_H_W { 527, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #527 = CRC_W_D_W { 526, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #526 = CRC_W_B_W { 525, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #525 = CRCC_W_W_W { 524, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #524 = CRCC_W_H_W { 523, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #523 = CRCC_W_D_W { 522, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #522 = CRCC_W_B_W { 521, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #521 = CPUCFG { 520, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #520 = CLZ_W { 519, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #519 = CLZ_D { 518, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #518 = CLO_W { 517, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #517 = CLO_D { 516, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 237, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #516 = CACOP { 515, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 152, 0, 0x0ULL }, // Inst #515 = BYTEPICK_W { 514, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 152, 0, 0x0ULL }, // Inst #514 = BYTEPICK_D { 513, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 233, 0, 0x0ULL }, // Inst #513 = BSTRPICK_W { 512, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 233, 0, 0x0ULL }, // Inst #512 = BSTRPICK_D { 511, 5, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 228, 0, 0x0ULL }, // Inst #511 = BSTRINS_W { 510, 5, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 228, 0, 0x0ULL }, // Inst #510 = BSTRINS_D { 509, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #509 = BREAK { 508, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #508 = BNEZ { 507, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #507 = BNE { 506, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #506 = BLTU { 505, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #505 = BLT { 504, 1, 0, 4, 0, 0, 1, LoongArchImpOpBase + 3, 0, 0|(1ULL<<MCID::Call), 0x0ULL }, // Inst #504 = BL { 503, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #503 = BITREV_W { 502, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #502 = BITREV_D { 501, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #501 = BITREV_8B { 500, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0, 0x0ULL }, // Inst #500 = BITREV_4B { 499, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #499 = BGEU { 498, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #498 = BGE { 497, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #497 = BEQZ { 496, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #496 = BEQ { 495, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 226, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #495 = BCNEZ { 494, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 226, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #494 = BCEQZ { 493, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #493 = B { 492, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #492 = ASRTLE_D { 491, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #491 = ASRTGT_D { 490, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #490 = ARMXOR_W { 489, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #489 = ARMSUB_W { 488, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #488 = ARMSRL_W { 487, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 223, 0, 0x0ULL }, // Inst #487 = ARMSRLI_W { 486, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #486 = ARMSRA_W { 485, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 223, 0, 0x0ULL }, // Inst #485 = ARMSRAI_W { 484, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #484 = ARMSLL_W { 483, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 223, 0, 0x0ULL }, // Inst #483 = ARMSLLI_W { 482, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #482 = ARMSBC_W { 481, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #481 = ARMRRX_W { 480, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #480 = ARMROTR_W { 479, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 223, 0, 0x0ULL }, // Inst #479 = ARMROTRI_W { 478, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #478 = ARMOR_W { 477, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #477 = ARMNOT_W { 476, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #476 = ARMMTFLAG { 475, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #475 = ARMMOV_W { 474, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #474 = ARMMOV_D { 473, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #473 = ARMMOVE { 472, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0, 0x0ULL }, // Inst #472 = ARMMFFLAG { 471, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #471 = ARMAND_W { 470, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #470 = ARMADD_W { 469, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #469 = ARMADC_W { 468, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #468 = ANDN { 467, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #467 = ANDI { 466, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #466 = AND { 465, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #465 = AMXOR__DB_W { 464, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #464 = AMXOR__DB_D { 463, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #463 = AMXOR_W { 462, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #462 = AMXOR_D { 461, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #461 = AMSWAP__DB_W { 460, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #460 = AMSWAP__DB_H { 459, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #459 = AMSWAP__DB_D { 458, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #458 = AMSWAP__DB_B { 457, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #457 = AMSWAP_W { 456, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #456 = AMSWAP_H { 455, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #455 = AMSWAP_D { 454, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #454 = AMSWAP_B { 453, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #453 = AMOR__DB_W { 452, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #452 = AMOR__DB_D { 451, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #451 = AMOR_W { 450, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #450 = AMOR_D { 449, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #449 = AMMIN__DB_WU { 448, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #448 = AMMIN__DB_W { 447, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #447 = AMMIN__DB_DU { 446, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #446 = AMMIN__DB_D { 445, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #445 = AMMIN_WU { 444, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #444 = AMMIN_W { 443, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #443 = AMMIN_DU { 442, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #442 = AMMIN_D { 441, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #441 = AMMAX__DB_WU { 440, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #440 = AMMAX__DB_W { 439, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #439 = AMMAX__DB_DU { 438, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #438 = AMMAX__DB_D { 437, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #437 = AMMAX_WU { 436, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #436 = AMMAX_W { 435, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #435 = AMMAX_DU { 434, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #434 = AMMAX_D { 433, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #433 = AMCAS__DB_W { 432, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #432 = AMCAS__DB_H { 431, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #431 = AMCAS__DB_D { 430, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #430 = AMCAS__DB_B { 429, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #429 = AMCAS_W { 428, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #428 = AMCAS_H { 427, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #427 = AMCAS_D { 426, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #426 = AMCAS_B { 425, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #425 = AMAND__DB_W { 424, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #424 = AMAND__DB_D { 423, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #423 = AMAND_W { 422, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #422 = AMAND_D { 421, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #421 = AMADD__DB_W { 420, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #420 = AMADD__DB_H { 419, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #419 = AMADD__DB_D { 418, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #418 = AMADD__DB_B { 417, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #417 = AMADD_W { 416, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #416 = AMADD_H { 415, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #415 = AMADD_D { 414, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 220, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #414 = AMADD_B { 413, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 152, 0, 0x0ULL }, // Inst #413 = ALSL_WU { 412, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 152, 0, 0x0ULL }, // Inst #412 = ALSL_W { 411, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 152, 0, 0x0ULL }, // Inst #411 = ALSL_D { 410, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #410 = ADD_W { 409, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #409 = ADD_D { 408, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #408 = ADDU16I_D { 407, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #407 = ADDU12I_W { 406, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #406 = ADDU12I_D { 405, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0, 0x0ULL }, // Inst #405 = ADDI_W { 404, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // Inst #404 = ADDI_D { 403, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #403 = ADC_W { 402, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #402 = ADC_H { 401, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #401 = ADC_D { 400, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0, 0x0ULL }, // Inst #400 = ADC_B { 399, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 218, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #399 = WRFCSR { 398, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #398 = RDFCSR { 397, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 216, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #397 = PseudoXVREPLI_W { 396, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 216, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #396 = PseudoXVREPLI_H { 395, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 216, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #395 = PseudoXVREPLI_D { 394, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 216, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #394 = PseudoXVREPLI_B { 393, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 212, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #393 = PseudoXVINSGR2VR_H { 392, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 212, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #392 = PseudoXVINSGR2VR_B { 391, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #391 = PseudoXVBZ_W { 390, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #390 = PseudoXVBZ_H { 389, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #389 = PseudoXVBZ_D { 388, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #388 = PseudoXVBZ_B { 387, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #387 = PseudoXVBZ { 386, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #386 = PseudoXVBNZ_W { 385, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #385 = PseudoXVBNZ_H { 384, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #384 = PseudoXVBNZ_D { 383, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #383 = PseudoXVBNZ_B { 382, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 210, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #382 = PseudoXVBNZ { 381, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 208, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #381 = PseudoVREPLI_W { 380, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 208, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #380 = PseudoVREPLI_H { 379, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 208, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #379 = PseudoVREPLI_D { 378, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 208, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #378 = PseudoVREPLI_B { 377, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #377 = PseudoVBZ_W { 376, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #376 = PseudoVBZ_H { 375, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #375 = PseudoVBZ_D { 374, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #374 = PseudoVBZ_B { 373, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #373 = PseudoVBZ { 372, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #372 = PseudoVBNZ_W { 371, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #371 = PseudoVBNZ_H { 370, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #370 = PseudoVBNZ_D { 369, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #369 = PseudoVBNZ_B { 368, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 206, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #368 = PseudoVBNZ { 367, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #367 = PseudoUNIMP { 366, 1, 0, 4, 0, 1, 0, LoongArchImpOpBase + 2, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #366 = PseudoTAIL_MEDIUM { 365, 1, 0, 4, 0, 1, 0, LoongArchImpOpBase + 2, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #365 = PseudoTAIL_LARGE { 364, 1, 0, 4, 0, 1, 0, LoongArchImpOpBase + 2, 205, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #364 = PseudoTAILIndirect { 363, 2, 0, 4, 0, 1, 0, LoongArchImpOpBase + 2, 164, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #363 = PseudoTAIL36 { 362, 1, 0, 4, 0, 1, 0, LoongArchImpOpBase + 2, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #362 = PseudoTAIL { 361, 3, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 180, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #361 = PseudoST_CFR { 360, 0, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #360 = PseudoRET { 359, 7, 2, 44, 0, 0, 0, LoongArchImpOpBase + 0, 198, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #359 = PseudoMaskedCmpXchg32 { 358, 6, 2, 36, 0, 0, 0, LoongArchImpOpBase + 0, 169, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #358 = PseudoMaskedAtomicSwap32 { 357, 7, 3, 48, 0, 0, 0, LoongArchImpOpBase + 0, 191, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #357 = PseudoMaskedAtomicLoadUMin32 { 356, 7, 3, 48, 0, 0, 0, LoongArchImpOpBase + 0, 191, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #356 = PseudoMaskedAtomicLoadUMax32 { 355, 6, 2, 36, 0, 0, 0, LoongArchImpOpBase + 0, 169, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #355 = PseudoMaskedAtomicLoadSub32 { 354, 6, 2, 36, 0, 0, 0, LoongArchImpOpBase + 0, 169, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #354 = PseudoMaskedAtomicLoadNand32 { 353, 8, 3, 56, 0, 0, 0, LoongArchImpOpBase + 0, 183, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #353 = PseudoMaskedAtomicLoadMin32 { 352, 8, 3, 56, 0, 0, 0, LoongArchImpOpBase + 0, 183, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #352 = PseudoMaskedAtomicLoadMax32 { 351, 6, 2, 36, 0, 0, 0, LoongArchImpOpBase + 0, 169, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #351 = PseudoMaskedAtomicLoadAdd32 { 350, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #350 = PseudoLI_W { 349, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #349 = PseudoLI_D { 348, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 180, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #348 = PseudoLD_CFR { 347, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #347 = PseudoLA_TLS_LE { 346, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #346 = PseudoLA_TLS_LD_LARGE { 345, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #345 = PseudoLA_TLS_LD { 344, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #344 = PseudoLA_TLS_IE_LARGE { 343, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #343 = PseudoLA_TLS_IE { 342, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #342 = PseudoLA_TLS_GD_LARGE { 341, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #341 = PseudoLA_TLS_GD { 340, 3, 1, 4, 0, 0, 2, LoongArchImpOpBase + 6, 177, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call), 0x0ULL }, // Inst #340 = PseudoLA_TLS_DESC_PC_LARGE { 339, 2, 1, 4, 0, 0, 1, LoongArchImpOpBase + 3, 164, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #339 = PseudoLA_TLS_DESC_PC { 338, 3, 1, 4, 0, 0, 1, LoongArchImpOpBase + 3, 177, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #338 = PseudoLA_TLS_DESC_ABS_LARGE { 337, 2, 1, 4, 0, 0, 1, LoongArchImpOpBase + 3, 164, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #337 = PseudoLA_TLS_DESC_ABS { 336, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #336 = PseudoLA_PCREL_LARGE { 335, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #335 = PseudoLA_PCREL { 334, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #334 = PseudoLA_GOT_LARGE { 333, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #333 = PseudoLA_GOT { 332, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 177, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #332 = PseudoLA_ABS_LARGE { 331, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #331 = PseudoLA_ABS { 330, 2, 0, 4, 0, 1, 0, LoongArchImpOpBase + 2, 164, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #330 = PseudoJIRL_TAIL { 329, 2, 0, 4, 0, 0, 1, LoongArchImpOpBase + 3, 164, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call), 0x0ULL }, // Inst #329 = PseudoJIRL_CALL { 328, 3, 1, 4, 0, 1, 1, LoongArchImpOpBase + 4, 177, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call), 0x0ULL }, // Inst #328 = PseudoDESC_CALL { 327, 2, 1, 12, 0, 0, 0, LoongArchImpOpBase + 0, 175, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #327 = PseudoCopyCFR { 326, 6, 2, 36, 0, 0, 0, LoongArchImpOpBase + 0, 169, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #326 = PseudoCmpXchg64 { 325, 6, 2, 36, 0, 0, 0, LoongArchImpOpBase + 0, 169, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #325 = PseudoCmpXchg32 { 324, 2, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 167, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // Inst #324 = PseudoCTPOP { 323, 1, 0, 4, 0, 0, 1, LoongArchImpOpBase + 3, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call), 0x0ULL }, // Inst #323 = PseudoCALL_MEDIUM { 322, 1, 0, 4, 0, 0, 1, LoongArchImpOpBase + 3, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call), 0x0ULL }, // Inst #322 = PseudoCALL_LARGE { 321, 1, 0, 4, 0, 0, 1, LoongArchImpOpBase + 3, 166, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call), 0x0ULL }, // Inst #321 = PseudoCALLIndirect { 320, 1, 0, 4, 0, 0, 1, LoongArchImpOpBase + 3, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call), 0x0ULL }, // Inst #320 = PseudoCALL36 { 319, 1, 0, 4, 0, 0, 1, LoongArchImpOpBase + 3, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call), 0x0ULL }, // Inst #319 = PseudoCALL { 318, 1, 0, 4, 0, 1, 0, LoongArchImpOpBase + 2, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #318 = PseudoB_TAIL { 317, 2, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 164, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #317 = PseudoBRIND { 316, 1, 0, 4, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #316 = PseudoBR { 315, 5, 2, 24, 0, 0, 0, LoongArchImpOpBase + 0, 156, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #315 = PseudoAtomicSwap32 { 314, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #314 = PseudoAtomicStoreW { 313, 3, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 161, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #313 = PseudoAtomicStoreD { 312, 5, 2, 24, 0, 0, 0, LoongArchImpOpBase + 0, 156, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #312 = PseudoAtomicLoadXor32 { 311, 5, 2, 24, 0, 0, 0, LoongArchImpOpBase + 0, 156, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #311 = PseudoAtomicLoadSub32 { 310, 5, 2, 24, 0, 0, 0, LoongArchImpOpBase + 0, 156, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #310 = PseudoAtomicLoadOr32 { 309, 5, 2, 24, 0, 0, 0, LoongArchImpOpBase + 0, 156, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #309 = PseudoAtomicLoadNand64 { 308, 5, 2, 24, 0, 0, 0, LoongArchImpOpBase + 0, 156, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #308 = PseudoAtomicLoadNand32 { 307, 5, 2, 24, 0, 0, 0, LoongArchImpOpBase + 0, 156, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #307 = PseudoAtomicLoadAnd32 { 306, 5, 2, 24, 0, 0, 0, LoongArchImpOpBase + 0, 156, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #306 = PseudoAtomicLoadAdd32 { 305, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 152, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #305 = PseudoAddTPRel_W { 304, 4, 1, 4, 0, 0, 0, LoongArchImpOpBase + 0, 152, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #304 = PseudoAddTPRel_D { 303, 2, 0, 4, 0, 1, 1, LoongArchImpOpBase + 0, 21, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #303 = ADJCALLSTACKUP { 302, 2, 0, 4, 0, 1, 1, LoongArchImpOpBase + 0, 21, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #302 = ADJCALLSTACKDOWN { 301, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 148, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #301 = G_UBFX { 300, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 148, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #300 = G_SBFX { 299, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #299 = G_VECREDUCE_UMIN { 298, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #298 = G_VECREDUCE_UMAX { 297, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #297 = G_VECREDUCE_SMIN { 296, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #296 = G_VECREDUCE_SMAX { 295, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #295 = G_VECREDUCE_XOR { 294, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #294 = G_VECREDUCE_OR { 293, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #293 = G_VECREDUCE_AND { 292, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #292 = G_VECREDUCE_MUL { 291, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #291 = G_VECREDUCE_ADD { 290, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #290 = G_VECREDUCE_FMINIMUM { 289, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #289 = G_VECREDUCE_FMAXIMUM { 288, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #288 = G_VECREDUCE_FMIN { 287, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #287 = G_VECREDUCE_FMAX { 286, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #286 = G_VECREDUCE_FMUL { 285, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #285 = G_VECREDUCE_FADD { 284, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 131, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #284 = G_VECREDUCE_SEQ_FMUL { 283, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 131, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #283 = G_VECREDUCE_SEQ_FADD { 282, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #282 = G_UBSANTRAP { 281, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #281 = G_DEBUGTRAP { 280, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #280 = G_TRAP { 279, 3, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 58, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #279 = G_BZERO { 278, 4, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 144, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #278 = G_MEMSET { 277, 4, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 144, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #277 = G_MEMMOVE { 276, 3, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 131, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #276 = G_MEMCPY_INLINE { 275, 4, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 144, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #275 = G_MEMCPY { 274, 2, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 142, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::Convergent), 0x0ULL }, // Inst #274 = G_WRITE_REGISTER { 273, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::Convergent), 0x0ULL }, // Inst #273 = G_READ_REGISTER { 272, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #272 = G_STRICT_FLDEXP { 271, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #271 = G_STRICT_FSQRT { 270, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 46, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #270 = G_STRICT_FMA { 269, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #269 = G_STRICT_FREM { 268, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #268 = G_STRICT_FDIV { 267, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #267 = G_STRICT_FMUL { 266, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #266 = G_STRICT_FSUB { 265, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #265 = G_STRICT_FADD { 264, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #264 = G_STACKRESTORE { 263, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #263 = G_STACKSAVE { 262, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 69, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #262 = G_DYN_STACKALLOC { 261, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #261 = G_JUMP_TABLE { 260, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #260 = G_BLOCK_ADDR { 259, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #259 = G_ADDRSPACE_CAST { 258, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #258 = G_FNEARBYINT { 257, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #257 = G_FRINT { 256, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #256 = G_FFLOOR { 255, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #255 = G_FSQRT { 254, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #254 = G_FTANH { 253, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #253 = G_FSINH { 252, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #252 = G_FCOSH { 251, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #251 = G_FATAN2 { 250, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #250 = G_FATAN { 249, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #249 = G_FASIN { 248, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #248 = G_FACOS { 247, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #247 = G_FTAN { 246, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #246 = G_FSIN { 245, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #245 = G_FCOS { 244, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #244 = G_FCEIL { 243, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #243 = G_BITREVERSE { 242, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #242 = G_BSWAP { 241, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #241 = G_CTPOP { 240, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #240 = G_CTLZ_ZERO_UNDEF { 239, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #239 = G_CTLZ { 238, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #238 = G_CTTZ_ZERO_UNDEF { 237, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #237 = G_CTTZ { 236, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 138, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #236 = G_VECTOR_COMPRESS { 235, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #235 = G_SPLAT_VECTOR { 234, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 134, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #234 = G_SHUFFLE_VECTOR { 233, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 131, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #233 = G_EXTRACT_VECTOR_ELT { 232, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 127, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #232 = G_INSERT_VECTOR_ELT { 231, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 58, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #231 = G_EXTRACT_SUBVECTOR { 230, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 63, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #230 = G_INSERT_SUBVECTOR { 229, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #229 = G_VSCALE { 228, 3, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 124, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #228 = G_BRJT { 227, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #227 = G_BR { 226, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #226 = G_LLROUND { 225, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #225 = G_LROUND { 224, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #224 = G_ABS { 223, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #223 = G_UMAX { 222, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #222 = G_UMIN { 221, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #221 = G_SMAX { 220, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #220 = G_SMIN { 219, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #219 = G_PTRMASK { 218, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #218 = G_PTR_ADD { 217, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #217 = G_RESET_FPMODE { 216, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #216 = G_SET_FPMODE { 215, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #215 = G_GET_FPMODE { 214, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #214 = G_RESET_FPENV { 213, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #213 = G_SET_FPENV { 212, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #212 = G_GET_FPENV { 211, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #211 = G_FMAXIMUM { 210, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #210 = G_FMINIMUM { 209, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #209 = G_FMAXNUM_IEEE { 208, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #208 = G_FMINNUM_IEEE { 207, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #207 = G_FMAXNUM { 206, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #206 = G_FMINNUM { 205, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #205 = G_FCANONICALIZE { 204, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 98, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #204 = G_IS_FPCLASS { 203, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #203 = G_FCOPYSIGN { 202, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #202 = G_FABS { 201, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #201 = G_FPTOUI_SAT { 200, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #200 = G_FPTOSI_SAT { 199, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #199 = G_UITOFP { 198, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #198 = G_SITOFP { 197, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #197 = G_FPTOUI { 196, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #196 = G_FPTOSI { 195, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #195 = G_FPTRUNC { 194, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #194 = G_FPEXT { 193, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #193 = G_FNEG { 192, 3, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #192 = G_FFREXP { 191, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #191 = G_FLDEXP { 190, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #190 = G_FLOG10 { 189, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #189 = G_FLOG2 { 188, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #188 = G_FLOG { 187, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #187 = G_FEXP10 { 186, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #186 = G_FEXP2 { 185, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #185 = G_FEXP { 184, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #184 = G_FPOWI { 183, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #183 = G_FPOW { 182, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #182 = G_FREM { 181, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #181 = G_FDIV { 180, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 46, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #180 = G_FMAD { 179, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 46, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #179 = G_FMA { 178, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #178 = G_FMUL { 177, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #177 = G_FSUB { 176, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #176 = G_FADD { 175, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 120, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #175 = G_UDIVFIXSAT { 174, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 120, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #174 = G_SDIVFIXSAT { 173, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 120, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #173 = G_UDIVFIX { 172, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 120, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #172 = G_SDIVFIX { 171, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 120, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #171 = G_UMULFIXSAT { 170, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 120, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #170 = G_SMULFIXSAT { 169, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 120, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #169 = G_UMULFIX { 168, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 120, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #168 = G_SMULFIX { 167, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #167 = G_SSHLSAT { 166, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #166 = G_USHLSAT { 165, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #165 = G_SSUBSAT { 164, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #164 = G_USUBSAT { 163, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #163 = G_SADDSAT { 162, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #162 = G_UADDSAT { 161, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #161 = G_SMULH { 160, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #160 = G_UMULH { 159, 4, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 87, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #159 = G_SMULO { 158, 4, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 87, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #158 = G_UMULO { 157, 5, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 115, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #157 = G_SSUBE { 156, 4, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 87, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #156 = G_SSUBO { 155, 5, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 115, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #155 = G_SADDE { 154, 4, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 87, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #154 = G_SADDO { 153, 5, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 115, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #153 = G_USUBE { 152, 4, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 87, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #152 = G_USUBO { 151, 5, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 115, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #151 = G_UADDE { 150, 4, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 87, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #150 = G_UADDO { 149, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 87, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #149 = G_SELECT { 148, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 112, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #148 = G_UCMP { 147, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 112, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #147 = G_SCMP { 146, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 108, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #146 = G_FCMP { 145, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 108, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #145 = G_ICMP { 144, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #144 = G_ROTL { 143, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #143 = G_ROTR { 142, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 104, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #142 = G_FSHR { 141, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 104, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #141 = G_FSHL { 140, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #140 = G_ASHR { 139, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #139 = G_LSHR { 138, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 101, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #138 = G_SHL { 137, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #137 = G_ZEXT { 136, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 40, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #136 = G_SEXT_INREG { 135, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #135 = G_SEXT { 134, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 98, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #134 = G_VAARG { 133, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #133 = G_VASTART { 132, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #132 = G_FCONSTANT { 131, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #131 = G_CONSTANT { 130, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #130 = G_TRUNC { 129, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #129 = G_ANYEXT { 128, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::Convergent), 0x0ULL }, // Inst #128 = G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS { 127, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::Convergent), 0x0ULL }, // Inst #127 = G_INTRINSIC_CONVERGENT { 126, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #126 = G_INTRINSIC_W_SIDE_EFFECTS { 125, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #125 = G_INTRINSIC { 124, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #124 = G_INVOKE_REGION_START { 123, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #123 = G_BRINDIRECT { 122, 2, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // Inst #122 = G_BRCOND { 121, 4, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 94, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #121 = G_PREFETCH { 120, 2, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 21, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #120 = G_FENCE { 119, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #119 = G_ATOMICRMW_USUB_SAT { 118, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #118 = G_ATOMICRMW_USUB_COND { 117, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #117 = G_ATOMICRMW_UDEC_WRAP { 116, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #116 = G_ATOMICRMW_UINC_WRAP { 115, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #115 = G_ATOMICRMW_FMIN { 114, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #114 = G_ATOMICRMW_FMAX { 113, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #113 = G_ATOMICRMW_FSUB { 112, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #112 = G_ATOMICRMW_FADD { 111, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #111 = G_ATOMICRMW_UMIN { 110, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #110 = G_ATOMICRMW_UMAX { 109, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #109 = G_ATOMICRMW_MIN { 108, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #108 = G_ATOMICRMW_MAX { 107, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #107 = G_ATOMICRMW_XOR { 106, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #106 = G_ATOMICRMW_OR { 105, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #105 = G_ATOMICRMW_NAND { 104, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #104 = G_ATOMICRMW_AND { 103, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #103 = G_ATOMICRMW_SUB { 102, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #102 = G_ATOMICRMW_ADD { 101, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 91, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #101 = G_ATOMICRMW_XCHG { 100, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 87, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #100 = G_ATOMIC_CMPXCHG { 99, 5, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 82, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #99 = G_ATOMIC_CMPXCHG_WITH_SUCCESS { 98, 5, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 77, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #98 = G_INDEXED_STORE { 97, 2, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // Inst #97 = G_STORE { 96, 5, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 72, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #96 = G_INDEXED_ZEXTLOAD { 95, 5, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 72, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #95 = G_INDEXED_SEXTLOAD { 94, 5, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 72, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #94 = G_INDEXED_LOAD { 93, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #93 = G_ZEXTLOAD { 92, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #92 = G_SEXTLOAD { 91, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // Inst #91 = G_LOAD { 90, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #90 = G_READSTEADYCOUNTER { 89, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #89 = G_READCYCLECOUNTER { 88, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #88 = G_INTRINSIC_ROUNDEVEN { 87, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #87 = G_INTRINSIC_LLRINT { 86, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #86 = G_INTRINSIC_LRINT { 85, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #85 = G_INTRINSIC_ROUND { 84, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #84 = G_INTRINSIC_TRUNC { 83, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 69, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #83 = G_INTRINSIC_FPTRUNC_ROUND { 82, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #82 = G_CONSTANT_FOLD_BARRIER { 81, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 67, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #81 = G_FREEZE { 80, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #80 = G_BITCAST { 79, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #79 = G_INTTOPTR { 78, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #78 = G_PTRTOINT { 77, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #77 = G_CONCAT_VECTORS { 76, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #76 = G_BUILD_VECTOR_TRUNC { 75, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #75 = G_BUILD_VECTOR { 74, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #74 = G_MERGE_VALUES { 73, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 63, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #73 = G_INSERT { 72, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 61, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #72 = G_UNMERGE_VALUES { 71, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 58, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #71 = G_EXTRACT { 70, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #70 = G_CONSTANT_POOL { 69, 5, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 53, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #69 = G_PTRAUTH_GLOBAL_VALUE { 68, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #68 = G_GLOBAL_VALUE { 67, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 51, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #67 = G_FRAME_INDEX { 66, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #66 = G_PHI { 65, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 50, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #65 = G_IMPLICIT_DEF { 64, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #64 = G_XOR { 63, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #63 = G_OR { 62, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #62 = G_AND { 61, 4, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 46, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #61 = G_UDIVREM { 60, 4, 2, 0, 0, 0, 0, LoongArchImpOpBase + 0, 46, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #60 = G_SDIVREM { 59, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #59 = G_UREM { 58, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #58 = G_SREM { 57, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #57 = G_UDIV { 56, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #56 = G_SDIV { 55, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #55 = G_MUL { 54, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #54 = G_SUB { 53, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 43, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // Inst #53 = G_ADD { 52, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 40, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #52 = G_ASSERT_ALIGN { 51, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 40, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #51 = G_ASSERT_ZEXT { 50, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 40, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #50 = G_ASSERT_SEXT { 49, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Convergent), 0x0ULL }, // Inst #49 = CONVERGENCECTRL_GLUE { 48, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 13, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Convergent), 0x0ULL }, // Inst #48 = CONVERGENCECTRL_LOOP { 47, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Convergent), 0x0ULL }, // Inst #47 = CONVERGENCECTRL_ANCHOR { 46, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Convergent), 0x0ULL }, // Inst #46 = CONVERGENCECTRL_ENTRY { 45, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // Inst #45 = JUMP_TABLE_DEBUG_INFO { 44, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #44 = MEMBARRIER { 43, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #43 = FAKE_USE { 42, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #42 = ICALL_BRANCH_FUNNEL { 41, 3, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 37, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #41 = PATCHABLE_TYPED_EVENT_CALL { 40, 2, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 35, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #40 = PATCHABLE_EVENT_CALL { 39, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #39 = PATCHABLE_TAIL_CALL { 38, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #38 = PATCHABLE_FUNCTION_EXIT { 37, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #37 = PATCHABLE_RET { 36, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #36 = PATCHABLE_FUNCTION_ENTER { 35, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #35 = PATCHABLE_OP { 34, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #34 = FAULTING_OP { 33, 2, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 33, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #33 = LOCAL_ESCAPE { 32, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #32 = STATEPOINT { 31, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 30, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #31 = PREALLOCATED_ARG { 30, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #30 = PREALLOCATED_SETUP { 29, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 29, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable), 0x0ULL }, // Inst #29 = LOAD_STACK_GUARD { 28, 6, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 23, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #28 = PATCHPOINT { 27, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #27 = FENTRY_CALL { 26, 2, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 21, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #26 = STACKMAP { 25, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 19, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // Inst #25 = ARITH_FENCE { 24, 4, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 15, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #24 = PSEUDO_PROBE { 23, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // Inst #23 = LIFETIME_END { 22, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // Inst #22 = LIFETIME_START { 21, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #21 = BUNDLE { 20, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 13, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // Inst #20 = COPY { 19, 2, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 13, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // Inst #19 = REG_SEQUENCE { 18, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // Inst #18 = DBG_LABEL { 17, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #17 = DBG_PHI { 16, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #16 = DBG_INSTR_REF { 15, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #15 = DBG_VALUE_LIST { 14, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #14 = DBG_VALUE { 13, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // Inst #13 = COPY_TO_REGCLASS { 12, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 9, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #12 = SUBREG_TO_REG { 11, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #11 = INIT_UNDEF { 10, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // Inst #10 = IMPLICIT_DEF { 9, 4, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 5, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #9 = INSERT_SUBREG { 8, 3, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 2, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // Inst #8 = EXTRACT_SUBREG { 7, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #7 = KILL { 6, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL }, // Inst #6 = ANNOTATION_LABEL { 5, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::NotDuplicable), 0x0ULL }, // Inst #5 = GC_LABEL { 4, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::NotDuplicable), 0x0ULL }, // Inst #4 = EH_LABEL { 3, 1, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::NotDuplicable), 0x0ULL }, // Inst #3 = CFI_INSTRUCTION { 2, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Inst #2 = INLINEASM_BR { 1, 0, 0, 0, 0, 0, 0, LoongArchImpOpBase + 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #1 = INLINEASM { 0, 1, 1, 0, 0, 0, 0, LoongArchImpOpBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // Inst #0 = PHI }, { /* 0 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 1 */ /* 1 */ { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 2 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 5 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 9 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 13 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 15 */ { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 19 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(0) }, /* 21 */ { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 23 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 29 */ { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, /* 30 */ { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 33 */ { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 35 */ { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 37 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 40 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, /* 43 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, /* 46 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, /* 50 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, /* 51 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 53 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 58 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, /* 61 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, /* 63 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, /* 67 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, /* 69 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 72 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 77 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 82 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, /* 87 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, /* 91 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, /* 94 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, /* 98 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 101 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, /* 104 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, /* 108 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, /* 112 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, /* 115 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, /* 120 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, /* 124 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, /* 127 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, /* 131 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, /* 134 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 138 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, /* 142 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, /* 144 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, /* 148 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, /* 152 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 156 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 161 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 164 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 166 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 167 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 169 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 175 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 177 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 180 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 183 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 191 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 198 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 205 */ { LoongArch::GPRTRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 206 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 208 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 210 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 212 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 216 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 218 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 220 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 223 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 226 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 228 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 233 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 237 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 240 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 243 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 247 */ { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 249 */ { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 251 */ { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 254 */ { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 257 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 260 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 263 */ { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 265 */ { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 267 */ { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 270 */ { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 273 */ { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 276 */ { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 279 */ { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 283 */ { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 287 */ { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 291 */ { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 295 */ { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 297 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 299 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FCSRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 301 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 303 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 305 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 307 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 309 */ { LoongArch::FCSRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 311 */ { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 314 */ { LoongArch::FPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 316 */ { LoongArch::FPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 318 */ { LoongArch::SCRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 320 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::SCRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 322 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 325 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 328 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 332 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 333 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 336 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 339 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 343 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 347 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 349 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 351 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 355 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 359 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 362 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 365 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 368 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 370 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 373 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 375 */ { LoongArch::LSX128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 379 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 382 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 385 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 389 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 393 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 397 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 400 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 403 */ { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, /* 406 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 408 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 411 */ { LoongArch::CFRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, /* 413 */ { LoongArch::LASX256RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { LoongArch::GPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, }, { /* 0 */ /* 0 */ LoongArch::R3, LoongArch::R3, /* 2 */ LoongArch::R3, /* 3 */ LoongArch::R1, /* 4 */ LoongArch::R4, LoongArch::R4, /* 6 */ LoongArch::R1, LoongArch::R4, } }; #ifdef __GNUC__ #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Woverlength-strings" #endif extern const char LoongArchInstrNameData[] = { /* 0 */ "G_FLOG10\0" /* 9 */ "G_FEXP10\0" /* 18 */ "JISCR0\0" /* 25 */ "JISCR1\0" /* 32 */ "PseudoMaskedAtomicLoadSub32\0" /* 60 */ "PseudoAtomicLoadSub32\0" /* 82 */ "PseudoMaskedAtomicLoadAdd32\0" /* 110 */ "PseudoAtomicLoadAdd32\0" /* 132 */ "PseudoAtomicLoadAnd32\0" /* 154 */ "PseudoMaskedAtomicLoadNand32\0" /* 183 */ "PseudoAtomicLoadNand32\0" /* 206 */ "PseudoMaskedCmpXchg32\0" /* 228 */ "PseudoCmpXchg32\0" /* 244 */ "PseudoMaskedAtomicLoadUMin32\0" /* 273 */ "PseudoMaskedAtomicLoadMin32\0" /* 301 */ "PseudoMaskedAtomicSwap32\0" /* 326 */ "PseudoAtomicSwap32\0" /* 345 */ "PseudoAtomicLoadOr32\0" /* 366 */ "PseudoAtomicLoadXor32\0" /* 388 */ "PseudoMaskedAtomicLoadUMax32\0" /* 417 */ "PseudoMaskedAtomicLoadMax32\0" /* 445 */ "G_FLOG2\0" /* 453 */ "G_FATAN2\0" /* 462 */ "G_FEXP2\0" /* 470 */ "MOVFR2GR_S_64\0" /* 484 */ "MOVGR2FR_W_64\0" /* 498 */ "PseudoAtomicLoadNand64\0" /* 521 */ "PseudoCmpXchg64\0" /* 537 */ "PseudoTAIL36\0" /* 550 */ "PseudoCALL36\0" /* 563 */ "G_FMA\0" /* 569 */ "G_STRICT_FMA\0" /* 582 */ "BITREV_4B\0" /* 592 */ "BITREV_8B\0" /* 602 */ "INVTLB\0" /* 609 */ "G_FSUB\0" /* 616 */ "G_STRICT_FSUB\0" /* 630 */ "G_ATOMICRMW_FSUB\0" /* 647 */ "G_SUB\0" /* 653 */ "G_ATOMICRMW_SUB\0" /* 669 */ "XVREPLVE0_B\0" /* 681 */ "XVADDA_B\0" /* 690 */ "X86SRA_B\0" /* 699 */ "XVSRA_B\0" /* 707 */ "AMADD__DB_B\0" /* 719 */ "AMSWAP__DB_B\0" /* 732 */ "AMCAS__DB_B\0" /* 744 */ "X86SUB_B\0" /* 753 */ "XVMSUB_B\0" /* 762 */ "XVSSUB_B\0" /* 771 */ "XVSUB_B\0" /* 779 */ "X86SBC_B\0" /* 788 */ "X86ADC_B\0" /* 797 */ "X86DEC_B\0" /* 806 */ "X86INC_B\0" /* 815 */ "X86ADD_B\0" /* 824 */ "AMADD_B\0" /* 832 */ "XVMADD_B\0" /* 841 */ "XVSADD_B\0" /* 850 */ "XVADD_B\0" /* 858 */ "LD_B\0" /* 863 */ "X86AND_B\0" /* 872 */ "XVPACKOD_B\0" /* 883 */ "XVPICKOD_B\0" /* 894 */ "XVMOD_B\0" /* 902 */ "IOCSRRD_B\0" /* 912 */ "XVABSD_B\0" /* 921 */ "VEXT2XV_D_B\0" /* 933 */ "LDLE_B\0" /* 940 */ "XVSLE_B\0" /* 948 */ "STLE_B\0" /* 955 */ "XVREPLVE_B\0" /* 966 */ "XVSHUF_B\0" /* 975 */ "XVNEG_B\0" /* 983 */ "XVAVG_B\0" /* 991 */ "XVMUH_B\0" /* 999 */ "XVILVH_B\0" /* 1008 */ "XVSUBWOD_H_B\0" /* 1021 */ "XVMADDWOD_H_B\0" /* 1035 */ "XVADDWOD_H_B\0" /* 1048 */ "XVMULWOD_H_B\0" /* 1061 */ "XVEXTH_H_B\0" /* 1072 */ "XVSLLWIL_H_B\0" /* 1085 */ "XVSUBWEV_H_B\0" /* 1098 */ "XVMADDWEV_H_B\0" /* 1112 */ "XVADDWEV_H_B\0" /* 1125 */ "XVMULWEV_H_B\0" /* 1138 */ "VEXT2XV_H_B\0" /* 1150 */ "XVHSUBW_H_B\0" /* 1162 */ "XVHADDW_H_B\0" /* 1174 */ "XVSHUF4I_B\0" /* 1185 */ "X86SRAI_B\0" /* 1195 */ "XVSRAI_B\0" /* 1204 */ "XVANDI_B\0" /* 1213 */ "XVSLEI_B\0" /* 1222 */ "XVREPL128VEI_B\0" /* 1237 */ "VREPLVEI_B\0" /* 1248 */ "X86RCLI_B\0" /* 1258 */ "XVBITSELI_B\0" /* 1270 */ "X86SLLI_B\0" /* 1280 */ "XVSLLI_B\0" /* 1289 */ "PseudoXVREPLI_B\0" /* 1305 */ "PseudoVREPLI_B\0" /* 1320 */ "X86SRLI_B\0" /* 1330 */ "XVSRLI_B\0" /* 1339 */ "X86ROTLI_B\0" /* 1350 */ "XVMINI_B\0" /* 1359 */ "XVFRSTPI_B\0" /* 1370 */ "XVSEQI_B\0" /* 1379 */ "XVSRARI_B\0" /* 1389 */ "X86RCRI_B\0" /* 1399 */ "XVBITCLRI_B\0" /* 1411 */ "XVSRLRI_B\0" /* 1421 */ "XVNORI_B\0" /* 1430 */ "XVORI_B\0" /* 1438 */ "XVXORI_B\0" /* 1447 */ "X86ROTRI_B\0" /* 1458 */ "XVROTRI_B\0" /* 1468 */ "XVBITSETI_B\0" /* 1480 */ "XVSLTI_B\0" /* 1489 */ "XVBITREVI_B\0" /* 1501 */ "XVMAXI_B\0" /* 1510 */ "X86RCL_B\0" /* 1519 */ "X86SLL_B\0" /* 1528 */ "XVSLL_B\0" /* 1536 */ "XVLDREPL_B\0" /* 1547 */ "X86SRL_B\0" /* 1556 */ "XVSRL_B\0" /* 1564 */ "X86ROTL_B\0" /* 1574 */ "X86MUL_B\0" /* 1583 */ "XVMUL_B\0" /* 1591 */ "XVILVL_B\0" /* 1600 */ "XVSTELM_B\0" /* 1610 */ "XVMIN_B\0" /* 1618 */ "XVCLO_B\0" /* 1626 */ "AMSWAP_B\0" /* 1635 */ "XVFRSTP_B\0" /* 1645 */ "XVSEQ_B\0" /* 1653 */ "XVSRAR_B\0" /* 1662 */ "X86RCR_B\0" /* 1671 */ "VPICKVE2GR_B\0" /* 1684 */ "XVAVGR_B\0" /* 1693 */ "XVBITCLR_B\0" /* 1704 */ "XVSRLR_B\0" /* 1713 */ "X86OR_B\0" /* 1721 */ "X86XOR_B\0" /* 1730 */ "X86ROTR_B\0" /* 1740 */ "XVROTR_B\0" /* 1749 */ "XVREPLGR2VR_B\0" /* 1763 */ "PseudoXVINSGR2VR_B\0" /* 1782 */ "IOCSRWR_B\0" /* 1792 */ "AMCAS_B\0" /* 1800 */ "XVEXTRINS_B\0" /* 1812 */ "XVSAT_B\0" /* 1820 */ "XVBITSET_B\0" /* 1831 */ "LDGT_B\0" /* 1838 */ "STGT_B\0" /* 1845 */ "XVSLT_B\0" /* 1853 */ "XVPCNT_B\0" /* 1862 */ "ST_B\0" /* 1867 */ "XVMADDWOD_H_BU_B\0" /* 1884 */ "XVADDWOD_H_BU_B\0" /* 1900 */ "XVMULWOD_H_BU_B\0" /* 1916 */ "XVMADDWEV_H_BU_B\0" /* 1933 */ "XVADDWEV_H_BU_B\0" /* 1949 */ "XVMULWEV_H_BU_B\0" /* 1965 */ "XVPACKEV_B\0" /* 1976 */ "XVPICKEV_B\0" /* 1987 */ "XVBITREV_B\0" /* 1998 */ "XVDIV_B\0" /* 2006 */ "XVSIGNCOV_B\0" /* 2018 */ "EXT_W_B\0" /* 2026 */ "VEXT2XV_W_B\0" /* 2038 */ "XVMAX_B\0" /* 2046 */ "LDX_B\0" /* 2052 */ "STX_B\0" /* 2058 */ "PseudoXVBZ_B\0" /* 2071 */ "PseudoVBZ_B\0" /* 2083 */ "XVMSKGEZ_B\0" /* 2094 */ "XVSETALLNEZ_B\0" /* 2108 */ "XVCLZ_B\0" /* 2116 */ "PseudoXVBNZ_B\0" /* 2130 */ "PseudoVBNZ_B\0" /* 2143 */ "XVMSKNZ_B\0" /* 2153 */ "XVSETANYEQZ_B\0" /* 2167 */ "XVMSKLTZ_B\0" /* 2178 */ "G_INTRINSIC\0" /* 2190 */ "G_FPTRUNC\0" /* 2200 */ "G_INTRINSIC_TRUNC\0" /* 2218 */ "G_TRUNC\0" /* 2226 */ "G_BUILD_VECTOR_TRUNC\0" /* 2247 */ "G_DYN_STACKALLOC\0" /* 2264 */ "PseudoLA_TLS_DESC_PC\0" /* 2285 */ "G_FMAD\0" /* 2292 */ "G_INDEXED_SEXTLOAD\0" /* 2311 */ "G_SEXTLOAD\0" /* 2322 */ "G_INDEXED_ZEXTLOAD\0" /* 2341 */ "G_ZEXTLOAD\0" /* 2352 */ "G_INDEXED_LOAD\0" /* 2367 */ "G_LOAD\0" /* 2374 */ "G_VECREDUCE_FADD\0" /* 2391 */ "G_FADD\0" /* 2398 */ "G_VECREDUCE_SEQ_FADD\0" /* 2419 */ "G_STRICT_FADD\0" /* 2433 */ "G_ATOMICRMW_FADD\0" /* 2450 */ "G_VECREDUCE_ADD\0" /* 2466 */ "G_ADD\0" /* 2472 */ "G_PTR_ADD\0" /* 2482 */ "G_ATOMICRMW_ADD\0" /* 2498 */ "PseudoLA_TLS_GD\0" /* 2514 */ "PRELD\0" /* 2520 */ "XVLD\0" /* 2525 */ "FCVT_D_LD\0" /* 2535 */ "PseudoLA_TLS_LD\0" /* 2551 */ "G_ATOMICRMW_NAND\0" /* 2568 */ "G_VECREDUCE_AND\0" /* 2584 */ "G_AND\0" /* 2590 */ "G_ATOMICRMW_AND\0" /* 2606 */ "LIFETIME_END\0" /* 2619 */ "PseudoBRIND\0" /* 2631 */ "G_BRCOND\0" /* 2640 */ "G_ATOMICRMW_USUB_COND\0" /* 2662 */ "G_LLROUND\0" /* 2672 */ "G_LROUND\0" /* 2681 */ "G_INTRINSIC_ROUND\0" /* 2699 */ "G_INTRINSIC_FPTRUNC_ROUND\0" /* 2725 */ "LOAD_STACK_GUARD\0" /* 2742 */ "TLBRD\0" /* 2748 */ "GCSRRD\0" /* 2755 */ "XVREPLVE0_D\0" /* 2767 */ "XVINSVE0_D\0" /* 2778 */ "XVADDA_D\0" /* 2787 */ "XVFMINA_D\0" /* 2797 */ "X86SRA_D\0" /* 2806 */ "XVSRA_D\0" /* 2814 */ "XVFMAXA_D\0" /* 2824 */ "AMADD__DB_D\0" /* 2836 */ "AMAND__DB_D\0" /* 2848 */ "AMMIN__DB_D\0" /* 2860 */ "AMSWAP__DB_D\0" /* 2873 */ "AMOR__DB_D\0" /* 2884 */ "AMXOR__DB_D\0" /* 2896 */ "AMCAS__DB_D\0" /* 2908 */ "AMMAX__DB_D\0" /* 2920 */ "FSCALEB_D\0" /* 2930 */ "XVFLOGB_D\0" /* 2940 */ "X86SUB_D\0" /* 2949 */ "XVFSUB_D\0" /* 2958 */ "XVFMSUB_D\0" /* 2968 */ "XVFNMSUB_D\0" /* 2979 */ "XVMSUB_D\0" /* 2988 */ "XVSSUB_D\0" /* 2997 */ "XVSUB_D\0" /* 3005 */ "REVB_D\0" /* 3012 */ "X86SBC_D\0" /* 3021 */ "X86ADC_D\0" /* 3030 */ "X86DEC_D\0" /* 3039 */ "X86INC_D\0" /* 3048 */ "SC_D\0" /* 3053 */ "X86ADD_D\0" /* 3062 */ "XVFADD_D\0" /* 3071 */ "AMADD_D\0" /* 3079 */ "XVFMADD_D\0" /* 3089 */ "XVFNMADD_D\0" /* 3100 */ "XVMADD_D\0" /* 3109 */ "XVSADD_D\0" /* 3118 */ "XVADD_D\0" /* 3126 */ "FLD_D\0" /* 3132 */ "FCVT_LD_D\0" /* 3142 */ "X86AND_D\0" /* 3151 */ "AMAND_D\0" /* 3159 */ "XVPACKOD_D\0" /* 3170 */ "XVPICKOD_D\0" /* 3181 */ "XVMOD_D\0" /* 3189 */ "IOCSRRD_D\0" /* 3199 */ "XVABSD_D\0" /* 3208 */ "FCVT_UD_D\0" /* 3218 */ "XVFCMP_CLE_D\0" /* 3231 */ "FLDLE_D\0" /* 3239 */ "XVSLE_D\0" /* 3247 */ "XVFCMP_SLE_D\0" /* 3260 */ "ASRTLE_D\0" /* 3269 */ "FSTLE_D\0" /* 3277 */ "XVFCMP_CULE_D\0" /* 3291 */ "XVFCMP_SULE_D\0" /* 3305 */ "RDTIME_D\0" /* 3314 */ "XVFCMP_CNE_D\0" /* 3327 */ "XVFRINTRNE_D\0" /* 3340 */ "XVFCMP_SNE_D\0" /* 3353 */ "XVFCMP_CUNE_D\0" /* 3367 */ "XVFCMP_SUNE_D\0" /* 3381 */ "XVFRECIPE_D\0" /* 3393 */ "XVFRSQRTE_D\0" /* 3405 */ "XVPICKVE_D\0" /* 3416 */ "XVREPLVE_D\0" /* 3427 */ "XVFCMP_CAF_D\0" /* 3440 */ "XVFCMP_SAF_D\0" /* 3453 */ "XVSHUF_D\0" /* 3462 */ "FNEG_D\0" /* 3469 */ "XVNEG_D\0" /* 3477 */ "XVAVG_D\0" /* 3485 */ "MULH_D\0" /* 3492 */ "XVMUH_D\0" /* 3500 */ "REVH_D\0" /* 3507 */ "XVILVH_D\0" /* 3516 */ "ADDU12I_D\0" /* 3526 */ "LU32I_D\0" /* 3534 */ "LU52I_D\0" /* 3542 */ "XVSHUF4I_D\0" /* 3553 */ "ADDU16I_D\0" /* 3563 */ "X86SRAI_D\0" /* 3573 */ "XVSRAI_D\0" /* 3582 */ "ADDI_D\0" /* 3589 */ "XVSLEI_D\0" /* 3598 */ "XVREPL128VEI_D\0" /* 3613 */ "VREPLVEI_D\0" /* 3624 */ "X86RCLI_D\0" /* 3634 */ "XVHSELI_D\0" /* 3644 */ "X86SLLI_D\0" /* 3654 */ "XVSLLI_D\0" /* 3663 */ "PseudoXVREPLI_D\0" /* 3679 */ "PseudoVREPLI_D\0" /* 3694 */ "X86SRLI_D\0" /* 3704 */ "XVSRLI_D\0" /* 3713 */ "X86ROTLI_D\0" /* 3724 */ "PseudoLI_D\0" /* 3735 */ "XVPERMI_D\0" /* 3745 */ "XVMINI_D\0" /* 3754 */ "XVSEQI_D\0" /* 3763 */ "XVSRARI_D\0" /* 3773 */ "X86RCRI_D\0" /* 3783 */ "XVBITCLRI_D\0" /* 3795 */ "XVSRLRI_D\0" /* 3805 */ "X86ROTRI_D\0" /* 3816 */ "XVROTRI_D\0" /* 3826 */ "XVBITSETI_D\0" /* 3838 */ "XVSLTI_D\0" /* 3847 */ "XVBITREVI_D\0" /* 3859 */ "XVMAXI_D\0" /* 3868 */ "BYTEPICK_D\0" /* 3879 */ "BSTRPICK_D\0" /* 3890 */ "X86RCL_D\0" /* 3899 */ "LDL_D\0" /* 3905 */ "SCREL_D\0" /* 3913 */ "X86SLL_D\0" /* 3922 */ "XVSLL_D\0" /* 3930 */ "XVLDREPL_D\0" /* 3941 */ "X86SRL_D\0" /* 3950 */ "XVSRL_D\0" /* 3958 */ "ALSL_D\0" /* 3965 */ "X86ROTL_D\0" /* 3975 */ "STL_D\0" /* 3981 */ "X86MUL_D\0" /* 3990 */ "XVFMUL_D\0" /* 3999 */ "XVMUL_D\0" /* 4007 */ "XVILVL_D\0" /* 4016 */ "XVFTINTRNE_L_D\0" /* 4031 */ "XVFTINTRM_L_D\0" /* 4045 */ "XVFTINTRP_L_D\0" /* 4059 */ "XVFTINT_L_D\0" /* 4071 */ "XVFTINTRZ_L_D\0" /* 4085 */ "XVSTELM_D\0" /* 4095 */ "XVFRINTRM_D\0" /* 4107 */ "FCOPYSIGN_D\0" /* 4119 */ "XVFMIN_D\0" /* 4128 */ "AMMIN_D\0" /* 4136 */ "XVMIN_D\0" /* 4144 */ "XVFCMP_CUN_D\0" /* 4157 */ "XVFCMP_SUN_D\0" /* 4170 */ "XVCLO_D\0" /* 4178 */ "CTO_D\0" /* 4184 */ "AMSWAP_D\0" /* 4193 */ "XVFRECIP_D\0" /* 4204 */ "XVFRINTRP_D\0" /* 4216 */ "LLACQ_D\0" /* 4224 */ "XVFCMP_CEQ_D\0" /* 4237 */ "XVSEQ_D\0" /* 4245 */ "XVFCMP_SEQ_D\0" /* 4258 */ "XVFCMP_CUEQ_D\0" /* 4272 */ "XVFCMP_SUEQ_D\0" /* 4286 */ "XVSUBWOD_Q_D\0" /* 4299 */ "XVMADDWOD_Q_D\0" /* 4313 */ "XVADDWOD_Q_D\0" /* 4326 */ "XVMULWOD_Q_D\0" /* 4339 */ "XVEXTH_Q_D\0" /* 4350 */ "XVEXTL_Q_D\0" /* 4361 */ "XVSUBWEV_Q_D\0" /* 4374 */ "XVMADDWEV_Q_D\0" /* 4388 */ "XVADDWEV_Q_D\0" /* 4401 */ "XVMULWEV_Q_D\0" /* 4414 */ "XVHSUBW_Q_D\0" /* 4426 */ "XVHADDW_Q_D\0" /* 4438 */ "XVSRAR_D\0" /* 4447 */ "X86RCR_D\0" /* 4456 */ "LDR_D\0" /* 4462 */ "MOVGR2FR_D\0" /* 4473 */ "XVPICKVE2GR_D\0" /* 4487 */ "MOVFR2GR_D\0" /* 4498 */ "XVAVGR_D\0" /* 4507 */ "XVBITCLR_D\0" /* 4518 */ "XVSRLR_D\0" /* 4527 */ "X86OR_D\0" /* 4535 */ "XVFCMP_COR_D\0" /* 4548 */ "AMOR_D\0" /* 4555 */ "XVFCMP_SOR_D\0" /* 4568 */ "X86XOR_D\0" /* 4577 */ "AMXOR_D\0" /* 4585 */ "X86ROTR_D\0" /* 4595 */ "XVROTR_D\0" /* 4604 */ "LDPTR_D\0" /* 4612 */ "STPTR_D\0" /* 4620 */ "STR_D\0" /* 4626 */ "XVREPLGR2VR_D\0" /* 4640 */ "XVINSGR2VR_D\0" /* 4653 */ "IOCSRWR_D\0" /* 4663 */ "AMCAS_D\0" /* 4671 */ "FABS_D\0" /* 4678 */ "BSTRINS_D\0" /* 4688 */ "XVEXTRINS_D\0" /* 4700 */ "XVFCLASS_D\0" /* 4711 */ "XVFCVT_S_D\0" /* 4722 */ "XVSAT_D\0" /* 4730 */ "XVBITSET_D\0" /* 4741 */ "FLDGT_D\0" /* 4749 */ "ASRTGT_D\0" /* 4758 */ "FSTGT_D\0" /* 4766 */ "XVFCMP_CLT_D\0" /* 4779 */ "XVSLT_D\0" /* 4787 */ "XVFCMP_SLT_D\0" /* 4800 */ "XVFCMP_CULT_D\0" /* 4814 */ "XVFCMP_SULT_D\0" /* 4828 */ "XVPCNT_D\0" /* 4837 */ "XVFRINT_D\0" /* 4847 */ "XVFSQRT_D\0" /* 4857 */ "XVFRSQRT_D\0" /* 4868 */ "FST_D\0" /* 4874 */ "XVMADDWOD_Q_DU_D\0" /* 4891 */ "XVADDWOD_Q_DU_D\0" /* 4907 */ "XVMULWOD_Q_DU_D\0" /* 4923 */ "XVMADDWEV_Q_DU_D\0" /* 4940 */ "XVADDWEV_Q_DU_D\0" /* 4956 */ "XVMULWEV_Q_DU_D\0" /* 4972 */ "XVFTINT_LU_D\0" /* 4985 */ "XVFTINTRZ_LU_D\0" /* 5000 */ "XVSSRANI_WU_D\0" /* 5014 */ "XVSSRLNI_WU_D\0" /* 5028 */ "XVSSRARNI_WU_D\0" /* 5043 */ "XVSSRLRNI_WU_D\0" /* 5058 */ "XVSSRAN_WU_D\0" /* 5071 */ "XVSSRLN_WU_D\0" /* 5084 */ "XVSSRARN_WU_D\0" /* 5098 */ "XVSSRLRN_WU_D\0" /* 5112 */ "XVPACKEV_D\0" /* 5123 */ "XVPICKEV_D\0" /* 5134 */ "XVBITREV_D\0" /* 5145 */ "XVFDIV_D\0" /* 5154 */ "XVDIV_D\0" /* 5162 */ "XVSIGNCOV_D\0" /* 5174 */ "FMOV_D\0" /* 5181 */ "ARMMOV_D\0" /* 5190 */ "XVFTINTRNE_W_D\0" /* 5205 */ "XVSSRANI_W_D\0" /* 5218 */ "XVSRANI_W_D\0" /* 5230 */ "XVSSRLNI_W_D\0" /* 5243 */ "XVSRLNI_W_D\0" /* 5255 */ "XVSSRARNI_W_D\0" /* 5269 */ "XVSRARNI_W_D\0" /* 5282 */ "XVSSRLRNI_W_D\0" /* 5296 */ "XVSRLRNI_W_D\0" /* 5309 */ "XVFTINTRM_W_D\0" /* 5323 */ "XVSSRAN_W_D\0" /* 5335 */ "XVSRAN_W_D\0" /* 5346 */ "XVSSRLN_W_D\0" /* 5358 */ "XVSRLN_W_D\0" /* 5369 */ "XVSSRARN_W_D\0" /* 5382 */ "XVSRARN_W_D\0" /* 5394 */ "XVSSRLRN_W_D\0" /* 5407 */ "XVSRLRN_W_D\0" /* 5419 */ "XVFTINTRP_W_D\0" /* 5433 */ "XVFTINT_W_D\0" /* 5445 */ "XVFTINTRZ_W_D\0" /* 5459 */ "XVFMAX_D\0" /* 5468 */ "AMMAX_D\0" /* 5476 */ "XVMAX_D\0" /* 5484 */ "FLDX_D\0" /* 5491 */ "FSTX_D\0" /* 5498 */ "PseudoXVBZ_D\0" /* 5511 */ "PseudoVBZ_D\0" /* 5523 */ "XVSETALLNEZ_D\0" /* 5537 */ "XVCLZ_D\0" /* 5545 */ "PseudoXVBNZ_D\0" /* 5559 */ "PseudoVBNZ_D\0" /* 5572 */ "XVSETANYEQZ_D\0" /* 5586 */ "XVFRINTRZ_D\0" /* 5598 */ "CTZ_D\0" /* 5604 */ "XVMSKLTZ_D\0" /* 5615 */ "PseudoAddTPRel_D\0" /* 5632 */ "PseudoAtomicStoreD\0" /* 5651 */ "FSEL_xD\0" /* 5659 */ "PSEUDO_PROBE\0" /* 5672 */ "G_SSUBE\0" /* 5680 */ "G_USUBE\0" /* 5688 */ "G_FENCE\0" /* 5696 */ "ARITH_FENCE\0" /* 5708 */ "REG_SEQUENCE\0" /* 5721 */ "G_SADDE\0" /* 5729 */ "G_UADDE\0" /* 5737 */ "G_GET_FPMODE\0" /* 5750 */ "G_RESET_FPMODE\0" /* 5765 */ "G_SET_FPMODE\0" /* 5778 */ "G_FMINNUM_IEEE\0" /* 5793 */ "G_FMAXNUM_IEEE\0" /* 5808 */ "BGE\0" /* 5812 */ "PseudoLA_TLS_DESC_PC_LARGE\0" /* 5839 */ "PseudoLA_TLS_GD_LARGE\0" /* 5861 */ "PseudoLA_TLS_LD_LARGE\0" /* 5883 */ "PseudoLA_TLS_IE_LARGE\0" /* 5905 */ "PseudoLA_PCREL_LARGE\0" /* 5926 */ "PseudoTAIL_LARGE\0" /* 5943 */ "PseudoCALL_LARGE\0" /* 5960 */ "PseudoLA_ABS_LARGE\0" /* 5979 */ "PseudoLA_TLS_DESC_ABS_LARGE\0" /* 6007 */ "PseudoLA_GOT_LARGE\0" /* 6026 */ "PseudoLA_TLS_IE\0" /* 6042 */ "G_VSCALE\0" /* 6051 */ "G_JUMP_TABLE\0" /* 6064 */ "IDLE\0" /* 6069 */ "BUNDLE\0" /* 6076 */ "PseudoLA_TLS_LE\0" /* 6092 */ "BNE\0" /* 6096 */ "G_MEMCPY_INLINE\0" /* 6112 */ "SETX86LOOPNE\0" /* 6125 */ "LOCAL_ESCAPE\0" /* 6138 */ "SETX86LOOPE\0" /* 6150 */ "G_STACKRESTORE\0" /* 6165 */ "G_INDEXED_STORE\0" /* 6181 */ "G_STORE\0" /* 6189 */ "SET_CFR_FALSE\0" /* 6203 */ "G_BITREVERSE\0" /* 6216 */ "FAKE_USE\0" /* 6225 */ "LDPTE\0" /* 6231 */ "DBG_VALUE\0" /* 6241 */ "G_GLOBAL_VALUE\0" /* 6256 */ "G_PTRAUTH_GLOBAL_VALUE\0" /* 6279 */ "CONVERGENCECTRL_GLUE\0" /* 6300 */ "SET_CFR_TRUE\0" /* 6313 */ "G_STACKSAVE\0" /* 6325 */ "G_MEMMOVE\0" /* 6335 */ "ARMMOVE\0" /* 6343 */ "G_FREEZE\0" /* 6352 */ "G_FCANONICALIZE\0" /* 6368 */ "MOVGR2CF\0" /* 6377 */ "G_CTLZ_ZERO_UNDEF\0" /* 6395 */ "G_CTTZ_ZERO_UNDEF\0" /* 6413 */ "INIT_UNDEF\0" /* 6424 */ "G_IMPLICIT_DEF\0" /* 6439 */ "DBG_INSTR_REF\0" /* 6453 */ "X86MFFLAG\0" /* 6463 */ "ARMMFFLAG\0" /* 6473 */ "X86MTFLAG\0" /* 6483 */ "ARMMTFLAG\0" /* 6493 */ "X86SETTAG\0" /* 6503 */ "G_FNEG\0" /* 6510 */ "EXTRACT_SUBREG\0" /* 6525 */ "INSERT_SUBREG\0" /* 6539 */ "G_SEXT_INREG\0" /* 6552 */ "SUBREG_TO_REG\0" /* 6566 */ "CPUCFG\0" /* 6573 */ "G_ATOMIC_CMPXCHG\0" /* 6590 */ "GCSRXCHG\0" /* 6599 */ "G_ATOMICRMW_XCHG\0" /* 6616 */ "G_FLOG\0" /* 6623 */ "G_VAARG\0" /* 6631 */ "PREALLOCATED_ARG\0" /* 6648 */ "REVB_2H\0" /* 6656 */ "REVB_4H\0" /* 6664 */ "TLBSRCH\0" /* 6672 */ "G_PREFETCH\0" /* 6683 */ "G_SMULH\0" /* 6691 */ "G_UMULH\0" /* 6699 */ "G_FTANH\0" /* 6707 */ "G_FSINH\0" /* 6715 */ "G_FCOSH\0" /* 6723 */ "GTLBFLUSH\0" /* 6733 */ "XVREPLVE0_H\0" /* 6745 */ "XVADDA_H\0" /* 6754 */ "X86SRA_H\0" /* 6763 */ "XVSRA_H\0" /* 6771 */ "AMADD__DB_H\0" /* 6783 */ "AMSWAP__DB_H\0" /* 6796 */ "AMCAS__DB_H\0" /* 6808 */ "X86SUB_H\0" /* 6817 */ "XVMSUB_H\0" /* 6826 */ "XVSSUB_H\0" /* 6835 */ "XVSUB_H\0" /* 6843 */ "XVSSRANI_B_H\0" /* 6856 */ "XVSRANI_B_H\0" /* 6868 */ "XVSSRLNI_B_H\0" /* 6881 */ "XVSRLNI_B_H\0" /* 6893 */ "XVSSRARNI_B_H\0" /* 6907 */ "XVSRARNI_B_H\0" /* 6920 */ "XVSSRLRNI_B_H\0" /* 6934 */ "XVSRLRNI_B_H\0" /* 6947 */ "XVSSRAN_B_H\0" /* 6959 */ "XVSRAN_B_H\0" /* 6970 */ "XVSSRLN_B_H\0" /* 6982 */ "XVSRLN_B_H\0" /* 6993 */ "XVSSRARN_B_H\0" /* 7006 */ "XVSRARN_B_H\0" /* 7018 */ "XVSSRLRN_B_H\0" /* 7031 */ "XVSRLRN_B_H\0" /* 7043 */ "X86SBC_H\0" /* 7052 */ "X86ADC_H\0" /* 7061 */ "X86DEC_H\0" /* 7070 */ "X86INC_H\0" /* 7079 */ "X86ADD_H\0" /* 7088 */ "AMADD_H\0" /* 7096 */ "XVMADD_H\0" /* 7105 */ "XVSADD_H\0" /* 7114 */ "XVADD_H\0" /* 7122 */ "LD_H\0" /* 7127 */ "X86AND_H\0" /* 7136 */ "XVPACKOD_H\0" /* 7147 */ "XVPICKOD_H\0" /* 7158 */ "XVMOD_H\0" /* 7166 */ "IOCSRRD_H\0" /* 7176 */ "XVABSD_H\0" /* 7185 */ "VEXT2XV_D_H\0" /* 7197 */ "LDLE_H\0" /* 7204 */ "XVSLE_H\0" /* 7212 */ "STLE_H\0" /* 7219 */ "XVREPLVE_H\0" /* 7230 */ "XVSHUF_H\0" /* 7239 */ "XVNEG_H\0" /* 7247 */ "XVAVG_H\0" /* 7255 */ "XVMUH_H\0" /* 7263 */ "XVILVH_H\0" /* 7272 */ "XVSHUF4I_H\0" /* 7283 */ "X86SRAI_H\0" /* 7293 */ "XVSRAI_H\0" /* 7302 */ "XVSLEI_H\0" /* 7311 */ "XVREPL128VEI_H\0" /* 7326 */ "VREPLVEI_H\0" /* 7337 */ "X86RCLI_H\0" /* 7347 */ "X86SLLI_H\0" /* 7357 */ "XVSLLI_H\0" /* 7366 */ "PseudoXVREPLI_H\0" /* 7382 */ "PseudoVREPLI_H\0" /* 7397 */ "X86SRLI_H\0" /* 7407 */ "XVSRLI_H\0" /* 7416 */ "X86ROTLI_H\0" /* 7427 */ "XVMINI_H\0" /* 7436 */ "XVFRSTPI_H\0" /* 7447 */ "XVSEQI_H\0" /* 7456 */ "XVSRARI_H\0" /* 7466 */ "X86RCRI_H\0" /* 7476 */ "XVBITCLRI_H\0" /* 7488 */ "XVSRLRI_H\0" /* 7498 */ "X86ROTRI_H\0" /* 7509 */ "XVROTRI_H\0" /* 7519 */ "XVBITSETI_H\0" /* 7531 */ "XVSLTI_H\0" /* 7540 */ "XVBITREVI_H\0" /* 7552 */ "XVMAXI_H\0" /* 7561 */ "X86RCL_H\0" /* 7570 */ "X86SLL_H\0" /* 7579 */ "XVSLL_H\0" /* 7587 */ "XVLDREPL_H\0" /* 7598 */ "X86SRL_H\0" /* 7607 */ "XVSRL_H\0" /* 7615 */ "X86ROTL_H\0" /* 7625 */ "X86MUL_H\0" /* 7634 */ "XVMUL_H\0" /* 7642 */ "XVILVL_H\0" /* 7651 */ "XVSTELM_H\0" /* 7661 */ "XVMIN_H\0" /* 7669 */ "XVCLO_H\0" /* 7677 */ "AMSWAP_H\0" /* 7686 */ "XVFRSTP_H\0" /* 7696 */ "XVSEQ_H\0" /* 7704 */ "XVSRAR_H\0" /* 7713 */ "X86RCR_H\0" /* 7722 */ "VPICKVE2GR_H\0" /* 7735 */ "XVAVGR_H\0" /* 7744 */ "XVBITCLR_H\0" /* 7755 */ "XVSRLR_H\0" /* 7764 */ "X86OR_H\0" /* 7772 */ "X86XOR_H\0" /* 7781 */ "X86ROTR_H\0" /* 7791 */ "XVROTR_H\0" /* 7800 */ "XVREPLGR2VR_H\0" /* 7814 */ "PseudoXVINSGR2VR_H\0" /* 7833 */ "IOCSRWR_H\0" /* 7843 */ "AMCAS_H\0" /* 7851 */ "XVEXTRINS_H\0" /* 7863 */ "XVFCVTH_S_H\0" /* 7875 */ "XVFCVTL_S_H\0" /* 7887 */ "XVSAT_H\0" /* 7895 */ "XVBITSET_H\0" /* 7906 */ "LDGT_H\0" /* 7913 */ "STGT_H\0" /* 7920 */ "XVSLT_H\0" /* 7928 */ "XVPCNT_H\0" /* 7937 */ "ST_H\0" /* 7942 */ "XVSSRANI_BU_H\0" /* 7956 */ "XVSSRLNI_BU_H\0" /* 7970 */ "XVSSRARNI_BU_H\0" /* 7985 */ "XVSSRLRNI_BU_H\0" /* 8000 */ "XVSSRAN_BU_H\0" /* 8013 */ "XVSSRLN_BU_H\0" /* 8026 */ "XVSSRARN_BU_H\0" /* 8040 */ "XVSSRLRN_BU_H\0" /* 8054 */ "XVMADDWOD_W_HU_H\0" /* 8071 */ "XVADDWOD_W_HU_H\0" /* 8087 */ "XVMULWOD_W_HU_H\0" /* 8103 */ "XVMADDWEV_W_HU_H\0" /* 8120 */ "XVADDWEV_W_HU_H\0" /* 8136 */ "XVMULWEV_W_HU_H\0" /* 8152 */ "XVPACKEV_H\0" /* 8163 */ "XVPICKEV_H\0" /* 8174 */ "XVBITREV_H\0" /* 8185 */ "XVDIV_H\0" /* 8193 */ "XVSIGNCOV_H\0" /* 8205 */ "XVSUBWOD_W_H\0" /* 8218 */ "XVMADDWOD_W_H\0" /* 8232 */ "XVADDWOD_W_H\0" /* 8245 */ "XVMULWOD_W_H\0" /* 8258 */ "XVEXTH_W_H\0" /* 8269 */ "XVSLLWIL_W_H\0" /* 8282 */ "EXT_W_H\0" /* 8290 */ "XVSUBWEV_W_H\0" /* 8303 */ "XVMADDWEV_W_H\0" /* 8317 */ "XVADDWEV_W_H\0" /* 8330 */ "XVMULWEV_W_H\0" /* 8343 */ "VEXT2XV_W_H\0" /* 8355 */ "XVHSUBW_W_H\0" /* 8367 */ "XVHADDW_W_H\0" /* 8379 */ "XVMAX_H\0" /* 8387 */ "LDX_H\0" /* 8393 */ "STX_H\0" /* 8399 */ "PseudoXVBZ_H\0" /* 8412 */ "PseudoVBZ_H\0" /* 8424 */ "XVSETALLNEZ_H\0" /* 8438 */ "XVCLZ_H\0" /* 8446 */ "PseudoXVBNZ_H\0" /* 8460 */ "PseudoVBNZ_H\0" /* 8473 */ "XVSETANYEQZ_H\0" /* 8487 */ "XVMSKLTZ_H\0" /* 8498 */ "PCALAU12I\0" /* 8508 */ "PCADDU12I\0" /* 8518 */ "PCADDU18I\0" /* 8528 */ "PCADDI\0" /* 8535 */ "XVLDI\0" /* 8541 */ "ANDI\0" /* 8546 */ "DBG_PHI\0" /* 8554 */ "XORI\0" /* 8559 */ "G_FPTOSI\0" /* 8568 */ "SLTI\0" /* 8573 */ "G_FPTOUI\0" /* 8582 */ "SLTUI\0" /* 8588 */ "G_FPOWI\0" /* 8596 */ "SETX86J\0" /* 8604 */ "SETARMJ\0" /* 8612 */ "BREAK\0" /* 8618 */ "G_PTRMASK\0" /* 8628 */ "BL\0" /* 8631 */ "DBCL\0" /* 8636 */ "HVCL\0" /* 8641 */ "GC_LABEL\0" /* 8650 */ "DBG_LABEL\0" /* 8660 */ "EH_LABEL\0" /* 8669 */ "ANNOTATION_LABEL\0" /* 8686 */ "ICALL_BRANCH_FUNNEL\0" /* 8706 */ "PseudoLA_PCREL\0" /* 8721 */ "G_FSHL\0" /* 8728 */ "G_SHL\0" /* 8734 */ "PseudoB_TAIL\0" /* 8747 */ "PseudoJIRL_TAIL\0" /* 8763 */ "PseudoTAIL\0" /* 8774 */ "G_FCEIL\0" /* 8782 */ "SYSCALL\0" /* 8790 */ "PseudoDESC_CALL\0" /* 8806 */ "PATCHABLE_TAIL_CALL\0" /* 8826 */ "PseudoJIRL_CALL\0" /* 8842 */ "PATCHABLE_TYPED_EVENT_CALL\0" /* 8869 */ "PATCHABLE_EVENT_CALL\0" /* 8890 */ "FENTRY_CALL\0" /* 8902 */ "PseudoCALL\0" /* 8913 */ "TLBFILL\0" /* 8921 */ "KILL\0" /* 8926 */ "G_CONSTANT_POOL\0" /* 8942 */ "JIRL\0" /* 8947 */ "G_ROTL\0" /* 8954 */ "G_VECREDUCE_FMUL\0" /* 8971 */ "G_FMUL\0" /* 8978 */ "G_VECREDUCE_SEQ_FMUL\0" /* 8999 */ "G_STRICT_FMUL\0" /* 9013 */ "G_VECREDUCE_MUL\0" /* 9029 */ "G_MUL\0" /* 9035 */ "XVFFINT_D_L\0" /* 9047 */ "XVFFINT_S_L\0" /* 9059 */ "G_FREM\0" /* 9066 */ "G_STRICT_FREM\0" /* 9080 */ "G_SREM\0" /* 9087 */ "G_UREM\0" /* 9094 */ "G_SDIVREM\0" /* 9104 */ "G_UDIVREM\0" /* 9114 */ "INLINEASM\0" /* 9124 */ "X86CLRTM\0" /* 9133 */ "X86SETTM\0" /* 9142 */ "PseudoTAIL_MEDIUM\0" /* 9160 */ "PseudoCALL_MEDIUM\0" /* 9178 */ "G_VECREDUCE_FMINIMUM\0" /* 9199 */ "G_FMINIMUM\0" /* 9210 */ "G_VECREDUCE_FMAXIMUM\0" /* 9231 */ "G_FMAXIMUM\0" /* 9242 */ "G_FMINNUM\0" /* 9252 */ "G_FMAXNUM\0" /* 9262 */ "G_FATAN\0" /* 9270 */ "G_FTAN\0" /* 9277 */ "ANDN\0" /* 9282 */ "G_INTRINSIC_ROUNDEVEN\0" /* 9304 */ "G_ASSERT_ALIGN\0" /* 9319 */ "G_FCOPYSIGN\0" /* 9331 */ "G_VECREDUCE_FMIN\0" /* 9348 */ "G_ATOMICRMW_FMIN\0" /* 9365 */ "G_VECREDUCE_SMIN\0" /* 9382 */ "G_SMIN\0" /* 9389 */ "G_VECREDUCE_UMIN\0" /* 9406 */ "G_UMIN\0" /* 9413 */ "G_ATOMICRMW_UMIN\0" /* 9430 */ "G_ATOMICRMW_MIN\0" /* 9446 */ "G_FASIN\0" /* 9454 */ "G_FSIN\0" /* 9461 */ "CFI_INSTRUCTION\0" /* 9477 */ "ORN\0" /* 9481 */ "ERTN\0" /* 9486 */ "ADJCALLSTACKDOWN\0" /* 9503 */ "G_SSUBO\0" /* 9511 */ "G_USUBO\0" /* 9519 */ "G_SADDO\0" /* 9527 */ "G_UADDO\0" /* 9535 */ "JUMP_TABLE_DEBUG_INFO\0" /* 9557 */ "G_SMULO\0" /* 9565 */ "G_UMULO\0" /* 9573 */ "G_BZERO\0" /* 9581 */ "STACKMAP\0" /* 9590 */ "G_DEBUGTRAP\0" /* 9602 */ "G_UBSANTRAP\0" /* 9614 */ "G_TRAP\0" /* 9621 */ "G_ATOMICRMW_UDEC_WRAP\0" /* 9643 */ "G_ATOMICRMW_UINC_WRAP\0" /* 9665 */ "G_BSWAP\0" /* 9673 */ "G_SITOFP\0" /* 9682 */ "G_UITOFP\0" /* 9691 */ "G_FCMP\0" /* 9698 */ "G_ICMP\0" /* 9705 */ "G_SCMP\0" /* 9712 */ "G_UCMP\0" /* 9719 */ "PseudoUNIMP\0" /* 9731 */ "CACOP\0" /* 9737 */ "CONVERGENCECTRL_LOOP\0" /* 9758 */ "G_CTPOP\0" /* 9766 */ "PseudoCTPOP\0" /* 9778 */ "X86DECTOP\0" /* 9788 */ "X86INCTOP\0" /* 9798 */ "X86MFTOP\0" /* 9807 */ "X86MTTOP\0" /* 9816 */ "PATCHABLE_OP\0" /* 9829 */ "FAULTING_OP\0" /* 9841 */ "ADJCALLSTACKUP\0" /* 9856 */ "PREALLOCATED_SETUP\0" /* 9875 */ "G_FLDEXP\0" /* 9884 */ "G_STRICT_FLDEXP\0" /* 9900 */ "G_FEXP\0" /* 9907 */ "G_FFREXP\0" /* 9916 */ "BEQ\0" /* 9920 */ "XVREPLVE0_Q\0" /* 9932 */ "XVSUB_Q\0" /* 9940 */ "SC_Q\0" /* 9945 */ "XVADD_Q\0" /* 9953 */ "XVSSRANI_D_Q\0" /* 9966 */ "XVSRANI_D_Q\0" /* 9978 */ "XVSSRLNI_D_Q\0" /* 9991 */ "XVSRLNI_D_Q\0" /* 10003 */ "XVSSRARNI_D_Q\0" /* 10017 */ "XVSRARNI_D_Q\0" /* 10030 */ "XVSSRLRNI_D_Q\0" /* 10044 */ "XVSRLRNI_D_Q\0" /* 10057 */ "XVPERMI_Q\0" /* 10067 */ "XVSSRANI_DU_Q\0" /* 10081 */ "XVSSRLNI_DU_Q\0" /* 10095 */ "XVSSRARNI_DU_Q\0" /* 10110 */ "XVSSRLRNI_DU_Q\0" /* 10125 */ "DBAR\0" /* 10130 */ "IBAR\0" /* 10135 */ "G_BR\0" /* 10140 */ "INLINEASM_BR\0" /* 10153 */ "PseudoBR\0" /* 10162 */ "MOVGR2SCR\0" /* 10172 */ "G_BLOCK_ADDR\0" /* 10185 */ "MEMBARRIER\0" /* 10196 */ "G_CONSTANT_FOLD_BARRIER\0" /* 10220 */ "PATCHABLE_FUNCTION_ENTER\0" /* 10245 */ "G_READCYCLECOUNTER\0" /* 10264 */ "G_READSTEADYCOUNTER\0" /* 10284 */ "G_READ_REGISTER\0" /* 10300 */ "G_WRITE_REGISTER\0" /* 10317 */ "PseudoLD_CFR\0" /* 10330 */ "PseudoST_CFR\0" /* 10343 */ "PseudoCopyCFR\0" /* 10357 */ "MOVCF2GR\0" /* 10366 */ "MOVSCR2GR\0" /* 10376 */ "MOVFCSR2GR\0" /* 10387 */ "G_ASHR\0" /* 10394 */ "G_FSHR\0" /* 10401 */ "G_LSHR\0" /* 10408 */ "LDDIR\0" /* 10414 */ "TLBCLR\0" /* 10421 */ "CONVERGENCECTRL_ANCHOR\0" /* 10444 */ "NOR\0" /* 10448 */ "G_FFLOOR\0" /* 10457 */ "G_EXTRACT_SUBVECTOR\0" /* 10477 */ "G_INSERT_SUBVECTOR\0" /* 10496 */ "G_BUILD_VECTOR\0" /* 10511 */ "G_SHUFFLE_VECTOR\0" /* 10528 */ "G_SPLAT_VECTOR\0" /* 10543 */ "G_VECREDUCE_XOR\0" /* 10559 */ "G_XOR\0" /* 10565 */ "G_ATOMICRMW_XOR\0" /* 10581 */ "G_VECREDUCE_OR\0" /* 10596 */ "G_OR\0" /* 10601 */ "G_ATOMICRMW_OR\0" /* 10616 */ "MOVGR2FCSR\0" /* 10627 */ "RDFCSR\0" /* 10634 */ "WRFCSR\0" /* 10641 */ "G_ROTR\0" /* 10648 */ "G_INTTOPTR\0" /* 10659 */ "TLBWR\0" /* 10665 */ "GCSRWR\0" /* 10672 */ "G_FABS\0" /* 10679 */ "PseudoLA_ABS\0" /* 10692 */ "PseudoLA_TLS_DESC_ABS\0" /* 10714 */ "G_ABS\0" /* 10720 */ "G_UNMERGE_VALUES\0" /* 10737 */ "G_MERGE_VALUES\0" /* 10752 */ "G_FACOS\0" /* 10760 */ "G_FCOS\0" /* 10767 */ "G_CONCAT_VECTORS\0" /* 10784 */ "COPY_TO_REGCLASS\0" /* 10801 */ "G_IS_FPCLASS\0" /* 10814 */ "G_ATOMIC_CMPXCHG_WITH_SUCCESS\0" /* 10844 */ "G_VECTOR_COMPRESS\0" /* 10862 */ "G_INTRINSIC_W_SIDE_EFFECTS\0" /* 10889 */ "G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS\0" /* 10927 */ "XVFMINA_S\0" /* 10937 */ "XVFMAXA_S\0" /* 10947 */ "FSCALEB_S\0" /* 10957 */ "XVFLOGB_S\0" /* 10967 */ "XVFSUB_S\0" /* 10976 */ "XVFMSUB_S\0" /* 10986 */ "XVFNMSUB_S\0" /* 10997 */ "XVFADD_S\0" /* 11006 */ "XVFMADD_S\0" /* 11016 */ "XVFNMADD_S\0" /* 11027 */ "FLD_S\0" /* 11033 */ "XVFCVTH_D_S\0" /* 11045 */ "XVFCVTL_D_S\0" /* 11057 */ "FCVT_D_S\0" /* 11066 */ "XVFCMP_CLE_S\0" /* 11079 */ "FLDLE_S\0" /* 11087 */ "XVFCMP_SLE_S\0" /* 11100 */ "FSTLE_S\0" /* 11108 */ "XVFCMP_CULE_S\0" /* 11122 */ "XVFCMP_SULE_S\0" /* 11136 */ "XVFCMP_CNE_S\0" /* 11149 */ "XVFRINTRNE_S\0" /* 11162 */ "XVFCMP_SNE_S\0" /* 11175 */ "XVFCMP_CUNE_S\0" /* 11189 */ "XVFCMP_SUNE_S\0" /* 11203 */ "XVFRECIPE_S\0" /* 11215 */ "XVFRSQRTE_S\0" /* 11227 */ "XVFCMP_CAF_S\0" /* 11240 */ "XVFCMP_SAF_S\0" /* 11253 */ "FNEG_S\0" /* 11260 */ "XVFCVT_H_S\0" /* 11271 */ "XVFMUL_S\0" /* 11280 */ "FTINTRNE_L_S\0" /* 11293 */ "XVFTINTRNEH_L_S\0" /* 11309 */ "XVFTINTRMH_L_S\0" /* 11324 */ "XVFTINTRPH_L_S\0" /* 11339 */ "XVFTINTH_L_S\0" /* 11352 */ "XVFTINTRZH_L_S\0" /* 11367 */ "XVFTINTRNEL_L_S\0" /* 11383 */ "XVFTINTRML_L_S\0" /* 11398 */ "XVFTINTRPL_L_S\0" /* 11413 */ "XVFTINTL_L_S\0" /* 11426 */ "XVFTINTRZL_L_S\0" /* 11441 */ "FTINTRM_L_S\0" /* 11453 */ "FTINTRP_L_S\0" /* 11465 */ "FTINT_L_S\0" /* 11475 */ "FTINTRZ_L_S\0" /* 11487 */ "XVFRINTRM_S\0" /* 11499 */ "FCOPYSIGN_S\0" /* 11511 */ "XVFMIN_S\0" /* 11520 */ "XVFCMP_CUN_S\0" /* 11533 */ "XVFCMP_SUN_S\0" /* 11546 */ "XVFRECIP_S\0" /* 11557 */ "XVFRINTRP_S\0" /* 11569 */ "XVFCMP_CEQ_S\0" /* 11582 */ "XVFCMP_SEQ_S\0" /* 11595 */ "XVFCMP_CUEQ_S\0" /* 11609 */ "XVFCMP_SUEQ_S\0" /* 11623 */ "MOVFRH2GR_S\0" /* 11635 */ "MOVFR2GR_S\0" /* 11646 */ "XVFCMP_COR_S\0" /* 11659 */ "XVFCMP_SOR_S\0" /* 11672 */ "FABS_S\0" /* 11679 */ "XVFCLASS_S\0" /* 11690 */ "FLDGT_S\0" /* 11698 */ "FSTGT_S\0" /* 11706 */ "XVFCMP_CLT_S\0" /* 11719 */ "XVFCMP_SLT_S\0" /* 11732 */ "XVFCMP_CULT_S\0" /* 11746 */ "XVFCMP_SULT_S\0" /* 11760 */ "XVFRINT_S\0" /* 11770 */ "XVFSQRT_S\0" /* 11780 */ "XVFRSQRT_S\0" /* 11791 */ "FST_S\0" /* 11797 */ "XVFTINT_WU_S\0" /* 11810 */ "XVFTINTRZ_WU_S\0" /* 11825 */ "XVFDIV_S\0" /* 11834 */ "FMOV_S\0" /* 11841 */ "XVFTINTRNE_W_S\0" /* 11856 */ "XVFTINTRM_W_S\0" /* 11870 */ "XVFTINTRP_W_S\0" /* 11884 */ "XVFTINT_W_S\0" /* 11896 */ "XVFTINTRZ_W_S\0" /* 11910 */ "XVFMAX_S\0" /* 11919 */ "FLDX_S\0" /* 11926 */ "FSTX_S\0" /* 11933 */ "XVFRINTRZ_S\0" /* 11945 */ "MOVFR2CF_xS\0" /* 11957 */ "FSEL_xS\0" /* 11965 */ "MOVCF2FR_xS\0" /* 11977 */ "G_SSUBSAT\0" /* 11987 */ "G_USUBSAT\0" /* 11997 */ "G_SADDSAT\0" /* 12007 */ "G_UADDSAT\0" /* 12017 */ "G_SSHLSAT\0" /* 12027 */ "G_USHLSAT\0" /* 12037 */ "G_SMULFIXSAT\0" /* 12050 */ "G_UMULFIXSAT\0" /* 12063 */ "G_SDIVFIXSAT\0" /* 12076 */ "G_UDIVFIXSAT\0" /* 12089 */ "G_ATOMICRMW_USUB_SAT\0" /* 12110 */ "G_FPTOSI_SAT\0" /* 12123 */ "G_FPTOUI_SAT\0" /* 12136 */ "G_EXTRACT\0" /* 12146 */ "G_SELECT\0" /* 12155 */ "G_BRINDIRECT\0" /* 12168 */ "PATCHABLE_RET\0" /* 12182 */ "PseudoRET\0" /* 12192 */ "G_MEMSET\0" /* 12201 */ "PATCHABLE_FUNCTION_EXIT\0" /* 12225 */ "G_BRJT\0" /* 12232 */ "BLT\0" /* 12236 */ "G_EXTRACT_VECTOR_ELT\0" /* 12257 */ "G_INSERT_VECTOR_ELT\0" /* 12277 */ "SLT\0" /* 12281 */ "G_FCONSTANT\0" /* 12293 */ "G_CONSTANT\0" /* 12304 */ "G_INTRINSIC_CONVERGENT\0" /* 12327 */ "STATEPOINT\0" /* 12338 */ "PATCHPOINT\0" /* 12349 */ "G_PTRTOINT\0" /* 12360 */ "G_FRINT\0" /* 12368 */ "G_INTRINSIC_LLRINT\0" /* 12387 */ "G_INTRINSIC_LRINT\0" /* 12405 */ "G_FNEARBYINT\0" /* 12418 */ "PseudoLA_GOT\0" /* 12431 */ "G_VASTART\0" /* 12441 */ "LIFETIME_START\0" /* 12456 */ "G_INVOKE_REGION_START\0" /* 12478 */ "G_INSERT\0" /* 12487 */ "G_FSQRT\0" /* 12495 */ "G_STRICT_FSQRT\0" /* 12510 */ "G_BITCAST\0" /* 12520 */ "G_ADDRSPACE_CAST\0" /* 12537 */ "DBG_VALUE_LIST\0" /* 12552 */ "XVST\0" /* 12557 */ "G_FPEXT\0" /* 12565 */ "G_SEXT\0" /* 12572 */ "G_ASSERT_SEXT\0" /* 12586 */ "G_ANYEXT\0" /* 12595 */ "G_ZEXT\0" /* 12602 */ "G_ASSERT_ZEXT\0" /* 12616 */ "XVSSUB_BU\0" /* 12626 */ "XVSADD_BU\0" /* 12636 */ "LD_BU\0" /* 12642 */ "XVMOD_BU\0" /* 12651 */ "XVABSD_BU\0" /* 12661 */ "XVSLE_BU\0" /* 12670 */ "XVAVG_BU\0" /* 12679 */ "XVMUH_BU\0" /* 12688 */ "XVSUBWOD_H_BU\0" /* 12702 */ "XVMADDWOD_H_BU\0" /* 12717 */ "XVADDWOD_H_BU\0" /* 12731 */ "XVMULWOD_H_BU\0" /* 12745 */ "XVSUBWEV_H_BU\0" /* 12759 */ "XVMADDWEV_H_BU\0" /* 12774 */ "XVADDWEV_H_BU\0" /* 12788 */ "XVMULWEV_H_BU\0" /* 12802 */ "XVSUBI_BU\0" /* 12812 */ "XVADDI_BU\0" /* 12822 */ "XVSLEI_BU\0" /* 12832 */ "XVMINI_BU\0" /* 12842 */ "XVSLTI_BU\0" /* 12852 */ "XVMAXI_BU\0" /* 12862 */ "X86MUL_BU\0" /* 12872 */ "XVMIN_BU\0" /* 12881 */ "VPICKVE2GR_BU\0" /* 12895 */ "XVAVGR_BU\0" /* 12905 */ "XVSAT_BU\0" /* 12914 */ "XVSLT_BU\0" /* 12923 */ "VEXT2XV_DU_BU\0" /* 12937 */ "XVEXTH_HU_BU\0" /* 12950 */ "XVSLLWIL_HU_BU\0" /* 12965 */ "VEXT2XV_HU_BU\0" /* 12979 */ "XVHSUBW_HU_BU\0" /* 12993 */ "XVHADDW_HU_BU\0" /* 13007 */ "VEXT2XV_WU_BU\0" /* 13021 */ "XVDIV_BU\0" /* 13030 */ "XVMAX_BU\0" /* 13039 */ "LDX_BU\0" /* 13046 */ "AMMIN__DB_DU\0" /* 13059 */ "AMMAX__DB_DU\0" /* 13072 */ "X86SUB_DU\0" /* 13082 */ "XVSSUB_DU\0" /* 13092 */ "X86ADD_DU\0" /* 13102 */ "XVSADD_DU\0" /* 13112 */ "XVMOD_DU\0" /* 13121 */ "XVABSD_DU\0" /* 13131 */ "XVSLE_DU\0" /* 13140 */ "XVAVG_DU\0" /* 13149 */ "MULH_DU\0" /* 13157 */ "XVMUH_DU\0" /* 13166 */ "XVSUBI_DU\0" /* 13176 */ "XVADDI_DU\0" /* 13186 */ "XVSLEI_DU\0" /* 13196 */ "XVMINI_DU\0" /* 13206 */ "XVSLTI_DU\0" /* 13216 */ "XVMAXI_DU\0" /* 13226 */ "X86MUL_DU\0" /* 13236 */ "AMMIN_DU\0" /* 13245 */ "XVMIN_DU\0" /* 13254 */ "XVSUBWOD_Q_DU\0" /* 13268 */ "XVMADDWOD_Q_DU\0" /* 13283 */ "XVADDWOD_Q_DU\0" /* 13297 */ "XVMULWOD_Q_DU\0" /* 13311 */ "XVSUBWEV_Q_DU\0" /* 13325 */ "XVMADDWEV_Q_DU\0" /* 13340 */ "XVADDWEV_Q_DU\0" /* 13354 */ "XVMULWEV_Q_DU\0" /* 13368 */ "XVPICKVE2GR_DU\0" /* 13383 */ "XVAVGR_DU\0" /* 13393 */ "XVSAT_DU\0" /* 13402 */ "XVSLT_DU\0" /* 13411 */ "XVEXTH_QU_DU\0" /* 13424 */ "XVEXTL_QU_DU\0" /* 13437 */ "XVHSUBW_QU_DU\0" /* 13451 */ "XVHADDW_QU_DU\0" /* 13465 */ "XVDIV_DU\0" /* 13474 */ "AMMAX_DU\0" /* 13483 */ "XVMAX_DU\0" /* 13492 */ "BGEU\0" /* 13497 */ "XVSSUB_HU\0" /* 13507 */ "XVSADD_HU\0" /* 13517 */ "LD_HU\0" /* 13523 */ "XVMOD_HU\0" /* 13532 */ "XVABSD_HU\0" /* 13542 */ "XVSLE_HU\0" /* 13551 */ "XVAVG_HU\0" /* 13560 */ "XVMUH_HU\0" /* 13569 */ "XVSUBI_HU\0" /* 13579 */ "XVADDI_HU\0" /* 13589 */ "XVSLEI_HU\0" /* 13599 */ "XVMINI_HU\0" /* 13609 */ "XVSLTI_HU\0" /* 13619 */ "XVMAXI_HU\0" /* 13629 */ "X86MUL_HU\0" /* 13639 */ "XVMIN_HU\0" /* 13648 */ "VPICKVE2GR_HU\0" /* 13662 */ "XVAVGR_HU\0" /* 13672 */ "XVSAT_HU\0" /* 13681 */ "XVSLT_HU\0" /* 13690 */ "VEXT2XV_DU_HU\0" /* 13704 */ "XVEXTH_WU_HU\0" /* 13717 */ "XVSLLWIL_WU_HU\0" /* 13732 */ "VEXT2XV_WU_HU\0" /* 13746 */ "XVHSUBW_WU_HU\0" /* 13760 */ "XVHADDW_WU_HU\0" /* 13774 */ "XVDIV_HU\0" /* 13783 */ "XVSUBWOD_W_HU\0" /* 13797 */ "XVMADDWOD_W_HU\0" /* 13812 */ "XVADDWOD_W_HU\0" /* 13826 */ "XVMULWOD_W_HU\0" /* 13840 */ "XVSUBWEV_W_HU\0" /* 13854 */ "XVMADDWEV_W_HU\0" /* 13869 */ "XVADDWEV_W_HU\0" /* 13883 */ "XVMULWEV_W_HU\0" /* 13897 */ "XVMAX_HU\0" /* 13906 */ "LDX_HU\0" /* 13913 */ "XVFFINT_D_LU\0" /* 13926 */ "BLTU\0" /* 13931 */ "SLTU\0" /* 13936 */ "AMMIN__DB_WU\0" /* 13949 */ "AMMAX__DB_WU\0" /* 13962 */ "X86SUB_WU\0" /* 13972 */ "XVSSUB_WU\0" /* 13982 */ "X86ADD_WU\0" /* 13992 */ "XVSADD_WU\0" /* 14002 */ "LD_WU\0" /* 14008 */ "XVMOD_WU\0" /* 14017 */ "XVABSD_WU\0" /* 14027 */ "XVSUBWOD_D_WU\0" /* 14041 */ "XVMADDWOD_D_WU\0" /* 14056 */ "XVADDWOD_D_WU\0" /* 14070 */ "XVMULWOD_D_WU\0" /* 14084 */ "XVSUBWEV_D_WU\0" /* 14098 */ "XVMADDWEV_D_WU\0" /* 14113 */ "XVADDWEV_D_WU\0" /* 14127 */ "XVMULWEV_D_WU\0" /* 14141 */ "MULW_D_WU\0" /* 14151 */ "XVSLE_WU\0" /* 14160 */ "XVAVG_WU\0" /* 14169 */ "MULH_WU\0" /* 14177 */ "XVMUH_WU\0" /* 14186 */ "XVSUBI_WU\0" /* 14196 */ "XVADDI_WU\0" /* 14206 */ "XVSLEI_WU\0" /* 14216 */ "XVMINI_WU\0" /* 14226 */ "XVSLTI_WU\0" /* 14236 */ "XVMAXI_WU\0" /* 14246 */ "ALSL_WU\0" /* 14254 */ "X86MUL_WU\0" /* 14264 */ "AMMIN_WU\0" /* 14273 */ "XVMIN_WU\0" /* 14282 */ "XVPICKVE2GR_WU\0" /* 14297 */ "XVAVGR_WU\0" /* 14307 */ "XVFFINT_S_WU\0" /* 14320 */ "XVSAT_WU\0" /* 14329 */ "XVSLT_WU\0" /* 14338 */ "XVEXTH_DU_WU\0" /* 14351 */ "XVSLLWIL_DU_WU\0" /* 14366 */ "VEXT2XV_DU_WU\0" /* 14380 */ "XVHSUBW_DU_WU\0" /* 14394 */ "XVHADDW_DU_WU\0" /* 14408 */ "XVDIV_WU\0" /* 14417 */ "AMMAX_WU\0" /* 14426 */ "XVMAX_WU\0" /* 14435 */ "LDX_WU\0" /* 14442 */ "G_FDIV\0" /* 14449 */ "G_STRICT_FDIV\0" /* 14463 */ "G_SDIV\0" /* 14470 */ "G_UDIV\0" /* 14477 */ "G_GET_FPENV\0" /* 14489 */ "G_RESET_FPENV\0" /* 14503 */ "G_SET_FPENV\0" /* 14515 */ "XVAND_V\0" /* 14523 */ "XVBITSEL_V\0" /* 14534 */ "XVBSLL_V\0" /* 14543 */ "XVBSRL_V\0" /* 14552 */ "XVANDN_V\0" /* 14561 */ "XVORN_V\0" /* 14569 */ "XVNOR_V\0" /* 14577 */ "XVOR_V\0" /* 14584 */ "XVXOR_V\0" /* 14592 */ "XVSETNEZ_V\0" /* 14603 */ "XVSETEQZ_V\0" /* 14614 */ "REVB_2W\0" /* 14622 */ "REVH_2W\0" /* 14630 */ "G_FPOW\0" /* 14637 */ "XVREPLVE0_W\0" /* 14649 */ "XVINSVE0_W\0" /* 14660 */ "XVADDA_W\0" /* 14669 */ "X86SRA_W\0" /* 14678 */ "ARMSRA_W\0" /* 14687 */ "XVSRA_W\0" /* 14695 */ "AMADD__DB_W\0" /* 14707 */ "AMAND__DB_W\0" /* 14719 */ "AMMIN__DB_W\0" /* 14731 */ "AMSWAP__DB_W\0" /* 14744 */ "AMOR__DB_W\0" /* 14755 */ "AMXOR__DB_W\0" /* 14767 */ "AMCAS__DB_W\0" /* 14779 */ "AMMAX__DB_W\0" /* 14791 */ "X86SUB_W\0" /* 14800 */ "ARMSUB_W\0" /* 14809 */ "XVMSUB_W\0" /* 14818 */ "XVSSUB_W\0" /* 14827 */ "XVSUB_W\0" /* 14835 */ "CRCC_W_B_W\0" /* 14846 */ "CRC_W_B_W\0" /* 14856 */ "X86SBC_W\0" /* 14865 */ "ARMSBC_W\0" /* 14874 */ "X86ADC_W\0" /* 14883 */ "ARMADC_W\0" /* 14892 */ "X86DEC_W\0" /* 14901 */ "X86INC_W\0" /* 14910 */ "SC_W\0" /* 14915 */ "X86ADD_W\0" /* 14924 */ "AMADD_W\0" /* 14932 */ "ARMADD_W\0" /* 14941 */ "XVMADD_W\0" /* 14950 */ "XVSADD_W\0" /* 14959 */ "XVADD_W\0" /* 14967 */ "LD_W\0" /* 14972 */ "X86AND_W\0" /* 14981 */ "AMAND_W\0" /* 14989 */ "ARMAND_W\0" /* 14998 */ "XVPACKOD_W\0" /* 15009 */ "XVPICKOD_W\0" /* 15020 */ "XVMOD_W\0" /* 15028 */ "IOCSRRD_W\0" /* 15038 */ "XVABSD_W\0" /* 15047 */ "XVSUBWOD_D_W\0" /* 15060 */ "XVMADDWOD_D_W\0" /* 15074 */ "XVADDWOD_D_W\0" /* 15087 */ "XVMULWOD_D_W\0" /* 15100 */ "XVFFINTH_D_W\0" /* 15113 */ "XVEXTH_D_W\0" /* 15124 */ "XVSLLWIL_D_W\0" /* 15137 */ "XVFFINTL_D_W\0" /* 15150 */ "FFINT_D_W\0" /* 15160 */ "XVSUBWEV_D_W\0" /* 15173 */ "XVMADDWEV_D_W\0" /* 15187 */ "XVADDWEV_D_W\0" /* 15200 */ "XVMULWEV_D_W\0" /* 15213 */ "VEXT2XV_D_W\0" /* 15225 */ "XVHSUBW_D_W\0" /* 15237 */ "XVHADDW_D_W\0" /* 15249 */ "MULW_D_W\0" /* 15258 */ "CRCC_W_D_W\0" /* 15269 */ "CRC_W_D_W\0" /* 15279 */ "LDLE_W\0" /* 15286 */ "XVSLE_W\0" /* 15294 */ "STLE_W\0" /* 15301 */ "XVPICKVE_W\0" /* 15312 */ "XVREPLVE_W\0" /* 15323 */ "XVSHUF_W\0" /* 15332 */ "XVNEG_W\0" /* 15340 */ "XVAVG_W\0" /* 15348 */ "RDTIMEH_W\0" /* 15358 */ "MULH_W\0" /* 15365 */ "MOVGR2FRH_W\0" /* 15377 */ "XVMUH_W\0" /* 15385 */ "XVILVH_W\0" /* 15394 */ "XVSSRANI_H_W\0" /* 15407 */ "XVSRANI_H_W\0" /* 15419 */ "XVSSRLNI_H_W\0" /* 15432 */ "XVSRLNI_H_W\0" /* 15444 */ "XVSSRARNI_H_W\0" /* 15458 */ "XVSRARNI_H_W\0" /* 15471 */ "XVSSRLRNI_H_W\0" /* 15485 */ "XVSRLRNI_H_W\0" /* 15498 */ "XVSSRAN_H_W\0" /* 15510 */ "XVSRAN_H_W\0" /* 15521 */ "XVSSRLN_H_W\0" /* 15533 */ "XVSRLN_H_W\0" /* 15544 */ "XVSSRARN_H_W\0" /* 15557 */ "XVSRARN_H_W\0" /* 15569 */ "XVSSRLRN_H_W\0" /* 15582 */ "XVSRLRN_H_W\0" /* 15594 */ "CRCC_W_H_W\0" /* 15605 */ "CRC_W_H_W\0" /* 15615 */ "ADDU12I_W\0" /* 15625 */ "LU12I_W\0" /* 15633 */ "XVSHUF4I_W\0" /* 15644 */ "X86SRAI_W\0" /* 15654 */ "ARMSRAI_W\0" /* 15664 */ "XVSRAI_W\0" /* 15673 */ "ADDI_W\0" /* 15680 */ "XVSLEI_W\0" /* 15689 */ "XVREPL128VEI_W\0" /* 15704 */ "VREPLVEI_W\0" /* 15715 */ "X86RCLI_W\0" /* 15725 */ "X86SLLI_W\0" /* 15735 */ "ARMSLLI_W\0" /* 15745 */ "XVSLLI_W\0" /* 15754 */ "PseudoXVREPLI_W\0" /* 15770 */ "PseudoVREPLI_W\0" /* 15785 */ "X86SRLI_W\0" /* 15795 */ "ARMSRLI_W\0" /* 15805 */ "XVSRLI_W\0" /* 15814 */ "X86ROTLI_W\0" /* 15825 */ "PseudoLI_W\0" /* 15836 */ "XVPERMI_W\0" /* 15846 */ "XVMINI_W\0" /* 15855 */ "XVSEQI_W\0" /* 15864 */ "XVSRARI_W\0" /* 15874 */ "X86RCRI_W\0" /* 15884 */ "XVBITCLRI_W\0" /* 15896 */ "XVSRLRI_W\0" /* 15906 */ "X86ROTRI_W\0" /* 15917 */ "ARMROTRI_W\0" /* 15928 */ "XVROTRI_W\0" /* 15938 */ "XVBITSETI_W\0" /* 15950 */ "XVSLTI_W\0" /* 15959 */ "XVBITREVI_W\0" /* 15971 */ "XVMAXI_W\0" /* 15980 */ "BYTEPICK_W\0" /* 15991 */ "BSTRPICK_W\0" /* 16002 */ "X86RCL_W\0" /* 16011 */ "LDL_W\0" /* 16017 */ "RDTIMEL_W\0" /* 16027 */ "SCREL_W\0" /* 16035 */ "X86SLL_W\0" /* 16044 */ "ARMSLL_W\0" /* 16053 */ "XVSLL_W\0" /* 16061 */ "XVLDREPL_W\0" /* 16072 */ "X86SRL_W\0" /* 16081 */ "ARMSRL_W\0" /* 16090 */ "XVSRL_W\0" /* 16098 */ "ALSL_W\0" /* 16105 */ "X86ROTL_W\0" /* 16115 */ "STL_W\0" /* 16121 */ "X86MUL_W\0" /* 16130 */ "XVMUL_W\0" /* 16138 */ "XVILVL_W\0" /* 16147 */ "XVSTELM_W\0" /* 16157 */ "XVPERM_W\0" /* 16166 */ "AMMIN_W\0" /* 16174 */ "XVMIN_W\0" /* 16182 */ "XVCLO_W\0" /* 16190 */ "CTO_W\0" /* 16196 */ "AMSWAP_W\0" /* 16205 */ "LLACQ_W\0" /* 16213 */ "XVSEQ_W\0" /* 16221 */ "XVSRAR_W\0" /* 16230 */ "X86RCR_W\0" /* 16239 */ "LDR_W\0" /* 16245 */ "MOVGR2FR_W\0" /* 16256 */ "XVPICKVE2GR_W\0" /* 16270 */ "XVAVGR_W\0" /* 16279 */ "XVBITCLR_W\0" /* 16290 */ "XVSRLR_W\0" /* 16299 */ "X86OR_W\0" /* 16307 */ "AMOR_W\0" /* 16314 */ "ARMOR_W\0" /* 16322 */ "X86XOR_W\0" /* 16331 */ "AMXOR_W\0" /* 16339 */ "ARMXOR_W\0" /* 16348 */ "X86ROTR_W\0" /* 16358 */ "ARMROTR_W\0" /* 16368 */ "XVROTR_W\0" /* 16377 */ "LDPTR_W\0" /* 16385 */ "STPTR_W\0" /* 16393 */ "STR_W\0" /* 16399 */ "XVREPLGR2VR_W\0" /* 16413 */ "XVINSGR2VR_W\0" /* 16426 */ "IOCSRWR_W\0" /* 16436 */ "AMCAS_W\0" /* 16444 */ "BSTRINS_W\0" /* 16454 */ "XVEXTRINS_W\0" /* 16466 */ "XVFFINT_S_W\0" /* 16478 */ "XVSAT_W\0" /* 16486 */ "XVBITSET_W\0" /* 16497 */ "LDGT_W\0" /* 16504 */ "STGT_W\0" /* 16511 */ "XVSLT_W\0" /* 16519 */ "XVPCNT_W\0" /* 16528 */ "ARMNOT_W\0" /* 16537 */ "ST_W\0" /* 16542 */ "XVSSRANI_HU_W\0" /* 16556 */ "XVSSRLNI_HU_W\0" /* 16570 */ "XVSSRARNI_HU_W\0" /* 16585 */ "XVSSRLRNI_HU_W\0" /* 16600 */ "XVSSRAN_HU_W\0" /* 16613 */ "XVSSRLN_HU_W\0" /* 16626 */ "XVSSRARN_HU_W\0" /* 16640 */ "XVSSRLRN_HU_W\0" /* 16654 */ "XVMADDWOD_D_WU_W\0" /* 16671 */ "XVADDWOD_D_WU_W\0" /* 16687 */ "XVMULWOD_D_WU_W\0" /* 16703 */ "XVMADDWEV_D_WU_W\0" /* 16720 */ "XVADDWEV_D_WU_W\0" /* 16736 */ "XVMULWEV_D_WU_W\0" /* 16752 */ "XVPACKEV_W\0" /* 16763 */ "XVPICKEV_W\0" /* 16774 */ "XVBITREV_W\0" /* 16785 */ "XVDIV_W\0" /* 16793 */ "XVSIGNCOV_W\0" /* 16805 */ "ARMMOV_W\0" /* 16814 */ "CRCC_W_W_W\0" /* 16825 */ "CRC_W_W_W\0" /* 16835 */ "AMMAX_W\0" /* 16843 */ "XVMAX_W\0" /* 16851 */ "LDX_W\0" /* 16857 */ "ARMRRX_W\0" /* 16866 */ "STX_W\0" /* 16872 */ "PseudoXVBZ_W\0" /* 16885 */ "PseudoVBZ_W\0" /* 16897 */ "XVSETALLNEZ_W\0" /* 16911 */ "XVCLZ_W\0" /* 16919 */ "PseudoXVBNZ_W\0" /* 16933 */ "PseudoVBNZ_W\0" /* 16946 */ "XVSETANYEQZ_W\0" /* 16960 */ "CTZ_W\0" /* 16966 */ "XVMSKLTZ_W\0" /* 16977 */ "PseudoAddTPRel_W\0" /* 16994 */ "PseudoAtomicStoreW\0" /* 17013 */ "G_VECREDUCE_FMAX\0" /* 17030 */ "G_ATOMICRMW_FMAX\0" /* 17047 */ "G_VECREDUCE_SMAX\0" /* 17064 */ "G_SMAX\0" /* 17071 */ "G_VECREDUCE_UMAX\0" /* 17088 */ "G_UMAX\0" /* 17095 */ "G_ATOMICRMW_UMAX\0" /* 17112 */ "G_ATOMICRMW_MAX\0" /* 17128 */ "PRELDX\0" /* 17135 */ "XVLDX\0" /* 17141 */ "G_FRAME_INDEX\0" /* 17155 */ "G_SBFX\0" /* 17162 */ "G_UBFX\0" /* 17169 */ "G_SMULFIX\0" /* 17179 */ "G_UMULFIX\0" /* 17189 */ "G_SDIVFIX\0" /* 17199 */ "G_UDIVFIX\0" /* 17209 */ "XVSTX\0" /* 17215 */ "G_MEMCPY\0" /* 17224 */ "COPY\0" /* 17229 */ "CONVERGENCECTRL_ENTRY\0" /* 17251 */ "PseudoXVBZ\0" /* 17262 */ "PseudoVBZ\0" /* 17272 */ "BNEZ\0" /* 17277 */ "BCNEZ\0" /* 17283 */ "MASKNEZ\0" /* 17291 */ "G_CTLZ\0" /* 17298 */ "PseudoXVBNZ\0" /* 17310 */ "PseudoVBNZ\0" /* 17321 */ "BEQZ\0" /* 17326 */ "BCEQZ\0" /* 17332 */ "MASKEQZ\0" /* 17340 */ "G_CTTZ\0" /* 17347 */ "PseudoTAILIndirect\0" /* 17366 */ "PseudoCALLIndirect\0" }; #ifdef __GNUC__ #pragma GCC diagnostic pop #endif extern const unsigned LoongArchInstrNameIndices[] = { 8550U, 9114U, 10140U, 9461U, 8660U, 8641U, 8669U, 8921U, 6510U, 6525U, 6426U, 6413U, 6552U, 10784U, 6231U, 12537U, 6439U, 8546U, 8650U, 5708U, 17224U, 6069U, 12441U, 2606U, 5659U, 5696U, 9581U, 8890U, 12338U, 2725U, 9856U, 6631U, 12327U, 6125U, 9829U, 9816U, 10220U, 12168U, 12201U, 8806U, 8869U, 8842U, 8686U, 6216U, 10185U, 9535U, 17229U, 10421U, 9737U, 6279U, 12572U, 12602U, 9304U, 2466U, 647U, 9029U, 14463U, 14470U, 9080U, 9087U, 9094U, 9104U, 2584U, 10596U, 10559U, 6424U, 8548U, 17141U, 6241U, 6256U, 8926U, 12136U, 10720U, 12478U, 10737U, 10496U, 2226U, 10767U, 12349U, 10648U, 12510U, 6343U, 10196U, 2699U, 2200U, 2681U, 12387U, 12368U, 9282U, 10245U, 10264U, 2367U, 2311U, 2341U, 2352U, 2292U, 2322U, 6181U, 6165U, 10814U, 6573U, 6599U, 2482U, 653U, 2590U, 2551U, 10601U, 10565U, 17112U, 9430U, 17095U, 9413U, 2433U, 630U, 17030U, 9348U, 9643U, 9621U, 2640U, 12089U, 5688U, 6672U, 2631U, 12155U, 12456U, 2178U, 10862U, 12304U, 10889U, 12586U, 2218U, 12293U, 12281U, 12431U, 6623U, 12565U, 6539U, 12595U, 8728U, 10401U, 10387U, 8721U, 10394U, 10641U, 8947U, 9698U, 9691U, 9705U, 9712U, 12146U, 9527U, 5729U, 9511U, 5680U, 9519U, 5721U, 9503U, 5672U, 9565U, 9557U, 6691U, 6683U, 12007U, 11997U, 11987U, 11977U, 12027U, 12017U, 17169U, 17179U, 12037U, 12050U, 17189U, 17199U, 12063U, 12076U, 2391U, 609U, 8971U, 563U, 2285U, 14442U, 9059U, 14630U, 8588U, 9900U, 462U, 9U, 6616U, 445U, 0U, 9875U, 9907U, 6503U, 12557U, 2190U, 8559U, 8573U, 9673U, 9682U, 12110U, 12123U, 10672U, 9319U, 10801U, 6352U, 9242U, 9252U, 5778U, 5793U, 9199U, 9231U, 14477U, 14503U, 14489U, 5737U, 5765U, 5750U, 2472U, 8618U, 9382U, 17064U, 9406U, 17088U, 10714U, 2672U, 2662U, 10135U, 12225U, 6042U, 10477U, 10457U, 12257U, 12236U, 10511U, 10528U, 10844U, 17340U, 6395U, 17291U, 6377U, 9758U, 9665U, 6203U, 8774U, 10760U, 9454U, 9270U, 10752U, 9446U, 9262U, 453U, 6715U, 6707U, 6699U, 12487U, 10448U, 12360U, 12405U, 12520U, 10172U, 6051U, 2247U, 6313U, 6150U, 2419U, 616U, 8999U, 14449U, 9066U, 569U, 12495U, 9884U, 10284U, 10300U, 17215U, 6096U, 6325U, 12192U, 9573U, 9614U, 9590U, 9602U, 2398U, 8978U, 2374U, 8954U, 17013U, 9331U, 9210U, 9178U, 2450U, 9013U, 2568U, 10581U, 10543U, 17047U, 9365U, 17071U, 9389U, 17155U, 17162U, 9486U, 9841U, 5615U, 16977U, 110U, 132U, 183U, 498U, 345U, 60U, 366U, 5632U, 16994U, 326U, 10153U, 2619U, 8734U, 8902U, 550U, 17366U, 5943U, 9160U, 9766U, 228U, 521U, 10343U, 8790U, 8826U, 8747U, 10679U, 5960U, 12418U, 6007U, 8706U, 5905U, 10692U, 5979U, 2264U, 5812U, 2498U, 5839U, 6026U, 5883U, 2535U, 5861U, 6076U, 10317U, 3724U, 15825U, 82U, 417U, 273U, 154U, 32U, 388U, 244U, 301U, 206U, 12182U, 10330U, 8763U, 537U, 17347U, 5926U, 9142U, 9719U, 17310U, 2130U, 5559U, 8460U, 16933U, 17262U, 2071U, 5511U, 8412U, 16885U, 1305U, 3679U, 7382U, 15770U, 17298U, 2116U, 5545U, 8446U, 16919U, 17251U, 2058U, 5498U, 8399U, 16872U, 1763U, 7814U, 1289U, 3663U, 7366U, 15754U, 10627U, 10634U, 791U, 3024U, 7055U, 14877U, 3582U, 15673U, 3516U, 15615U, 3553U, 3056U, 14918U, 3958U, 16098U, 14246U, 824U, 3071U, 7088U, 14924U, 707U, 2824U, 6771U, 14695U, 3151U, 14981U, 2836U, 14707U, 1792U, 4663U, 7843U, 16436U, 732U, 2896U, 6796U, 14767U, 5468U, 13474U, 16835U, 14417U, 2908U, 13059U, 14779U, 13949U, 4128U, 13236U, 16166U, 14264U, 2848U, 13046U, 14719U, 13936U, 4548U, 16307U, 2873U, 14744U, 1626U, 4184U, 7677U, 16196U, 719U, 2860U, 6783U, 14731U, 4577U, 16331U, 2884U, 14755U, 2564U, 8541U, 9277U, 14883U, 14932U, 14989U, 6463U, 6335U, 5181U, 16805U, 6483U, 16528U, 16314U, 15917U, 16358U, 16857U, 14865U, 15735U, 16044U, 15654U, 14678U, 15795U, 16081U, 14800U, 16339U, 4749U, 3260U, 590U, 17326U, 17277U, 9916U, 17321U, 5808U, 13492U, 582U, 592U, 5136U, 16776U, 8628U, 12232U, 13926U, 6092U, 17272U, 8612U, 4678U, 16444U, 3879U, 15991U, 3868U, 15980U, 9731U, 4172U, 16184U, 5539U, 16913U, 6566U, 14835U, 15258U, 15594U, 16814U, 14846U, 15269U, 15605U, 16825U, 2749U, 10666U, 6591U, 4178U, 16190U, 5598U, 16960U, 10125U, 8631U, 5148U, 13467U, 16787U, 14410U, 9481U, 2018U, 8282U, 4671U, 11672U, 3064U, 10999U, 4702U, 11681U, 3429U, 11229U, 4226U, 11571U, 3220U, 11068U, 4768U, 11708U, 3316U, 11138U, 4537U, 11648U, 4260U, 11597U, 3279U, 11110U, 4802U, 11734U, 3355U, 11177U, 4146U, 11522U, 3442U, 11242U, 4247U, 11584U, 3249U, 11089U, 4789U, 11721U, 3342U, 11164U, 4557U, 11661U, 4274U, 11611U, 3293U, 11124U, 4816U, 11748U, 3369U, 11191U, 4159U, 11535U, 4107U, 11499U, 2525U, 11057U, 3132U, 4713U, 3208U, 5147U, 11827U, 9037U, 15150U, 9049U, 16468U, 4741U, 11690U, 3231U, 11079U, 5484U, 11919U, 3126U, 11027U, 2932U, 10959U, 3081U, 11008U, 2816U, 10939U, 5461U, 11912U, 2789U, 10929U, 4121U, 11513U, 5174U, 11834U, 2960U, 10978U, 3992U, 11273U, 3462U, 11253U, 3091U, 11018U, 2970U, 10988U, 3383U, 11205U, 4195U, 11548U, 4839U, 11762U, 3395U, 11217U, 4859U, 11782U, 2920U, 10947U, 5651U, 11957U, 4849U, 11772U, 4758U, 11698U, 3269U, 11100U, 5491U, 11926U, 4868U, 11791U, 2951U, 10969U, 4033U, 11441U, 5311U, 11858U, 4018U, 11280U, 5192U, 11843U, 4047U, 11453U, 5421U, 11872U, 4073U, 11475U, 5447U, 11898U, 4061U, 11465U, 5435U, 11886U, 2748U, 10665U, 6590U, 6723U, 8636U, 10130U, 6064U, 602U, 902U, 3189U, 7166U, 15028U, 1782U, 4653U, 7833U, 16426U, 8942U, 18U, 25U, 10408U, 1831U, 4742U, 7906U, 16497U, 933U, 3232U, 7197U, 15279U, 3899U, 16011U, 6225U, 4604U, 16377U, 4456U, 16239U, 2046U, 13039U, 5485U, 8387U, 13906U, 16851U, 14435U, 858U, 12636U, 3127U, 7122U, 13517U, 14967U, 14002U, 4216U, 16205U, 3917U, 16039U, 15625U, 3526U, 3534U, 17332U, 17283U, 3183U, 13114U, 15022U, 14010U, 11965U, 10357U, 10376U, 11945U, 4487U, 11635U, 470U, 11623U, 6368U, 10616U, 15365U, 4462U, 16245U, 484U, 10162U, 10366U, 3485U, 13149U, 15358U, 14169U, 15249U, 14141U, 3984U, 16124U, 10444U, 10441U, 8555U, 9477U, 8528U, 8508U, 8518U, 8498U, 2514U, 17128U, 1392U, 3776U, 7469U, 15877U, 1665U, 4450U, 7716U, 16233U, 15348U, 16017U, 3305U, 6648U, 14614U, 6656U, 3005U, 14622U, 3500U, 1450U, 3808U, 7501U, 15909U, 1733U, 4588U, 7784U, 16351U, 782U, 3015U, 7046U, 14859U, 3905U, 16027U, 3048U, 9940U, 14910U, 8604U, 8596U, 6138U, 6112U, 6189U, 6300U, 3647U, 15728U, 3916U, 16038U, 12277U, 8568U, 13931U, 8582U, 3566U, 15647U, 2800U, 14672U, 3697U, 15788U, 3944U, 16075U, 1838U, 4759U, 7913U, 16504U, 948U, 3270U, 7212U, 15294U, 3975U, 16115U, 4612U, 16385U, 4620U, 16393U, 2052U, 5492U, 8393U, 16866U, 1862U, 4869U, 7937U, 16537U, 2943U, 14794U, 8782U, 10414U, 8913U, 6724U, 2742U, 6664U, 10659U, 913U, 12652U, 3200U, 13122U, 7177U, 13533U, 15039U, 14018U, 682U, 2779U, 6746U, 14661U, 12813U, 13177U, 13580U, 14197U, 15188U, 14114U, 16721U, 1113U, 12775U, 1934U, 4389U, 13341U, 4941U, 8318U, 13870U, 8121U, 15075U, 14057U, 16672U, 1036U, 12718U, 1885U, 4314U, 13284U, 4892U, 8233U, 13813U, 8072U, 851U, 3119U, 7115U, 9946U, 14960U, 1205U, 14553U, 14516U, 1685U, 12896U, 4499U, 13384U, 7736U, 13663U, 16271U, 14298U, 984U, 12671U, 3478U, 13141U, 7248U, 13552U, 15341U, 14161U, 1400U, 3784U, 7477U, 15885U, 1694U, 4508U, 7745U, 16280U, 1490U, 3848U, 7541U, 15960U, 1988U, 5135U, 8175U, 16775U, 1259U, 14524U, 1469U, 3827U, 7520U, 15939U, 1821U, 4731U, 7896U, 16487U, 14535U, 14544U, 1619U, 4171U, 7670U, 16183U, 2109U, 5538U, 8439U, 16912U, 1999U, 13022U, 5155U, 13466U, 8186U, 13775U, 16786U, 14409U, 12923U, 13690U, 14366U, 921U, 7185U, 15213U, 12965U, 1138U, 13007U, 13732U, 2026U, 8343U, 14339U, 15114U, 12938U, 1062U, 13412U, 4340U, 13705U, 8259U, 13425U, 4351U, 1801U, 4689U, 7852U, 16455U, 3063U, 10998U, 4701U, 11680U, 3428U, 11228U, 4225U, 11570U, 3219U, 11067U, 4767U, 11707U, 3315U, 11137U, 4536U, 11647U, 4259U, 11596U, 3278U, 11109U, 4801U, 11733U, 3354U, 11176U, 4145U, 11521U, 3441U, 11241U, 4246U, 11583U, 3248U, 11088U, 4788U, 11720U, 3341U, 11163U, 4556U, 11660U, 4273U, 11610U, 3292U, 11123U, 4815U, 11747U, 3368U, 11190U, 4158U, 11534U, 11034U, 7864U, 11046U, 7876U, 11261U, 4712U, 5146U, 11826U, 15101U, 15138U, 9036U, 13914U, 9048U, 16467U, 14308U, 2931U, 10958U, 3080U, 11007U, 2815U, 10938U, 5460U, 11911U, 2788U, 10928U, 4120U, 11512U, 2959U, 10977U, 3991U, 11272U, 3090U, 11017U, 2969U, 10987U, 3382U, 11204U, 4194U, 11547U, 4096U, 11488U, 3328U, 11150U, 4205U, 11558U, 5587U, 11934U, 4838U, 11761U, 3394U, 11216U, 4858U, 11781U, 1360U, 7437U, 1636U, 7687U, 4848U, 11771U, 2950U, 10968U, 11340U, 11414U, 11310U, 11384U, 4032U, 5310U, 11857U, 11294U, 11368U, 4017U, 5191U, 11842U, 11325U, 11399U, 4046U, 5420U, 11871U, 11353U, 11427U, 4986U, 4072U, 11811U, 5446U, 11897U, 4973U, 4060U, 11798U, 5434U, 11885U, 14395U, 15238U, 12994U, 1163U, 13452U, 4427U, 13761U, 8368U, 14381U, 15226U, 12980U, 1151U, 13438U, 4415U, 13747U, 8356U, 1000U, 3508U, 7264U, 15386U, 1592U, 4008U, 7643U, 16139U, 1770U, 4641U, 7821U, 16414U, 2521U, 8536U, 1537U, 3931U, 7588U, 16062U, 17136U, 15174U, 14099U, 16704U, 1099U, 12760U, 1917U, 4375U, 13326U, 4924U, 8304U, 13855U, 8104U, 15061U, 14042U, 16655U, 1022U, 12703U, 1868U, 4300U, 13269U, 4875U, 8219U, 13798U, 8055U, 833U, 3101U, 7097U, 14942U, 1502U, 12853U, 3860U, 13217U, 7553U, 13620U, 15972U, 14237U, 2039U, 13031U, 5477U, 13484U, 8380U, 13898U, 16844U, 14427U, 1351U, 12833U, 3746U, 13197U, 7428U, 13600U, 15847U, 14217U, 1611U, 12873U, 4137U, 13246U, 7662U, 13640U, 16175U, 14274U, 895U, 12643U, 3182U, 13113U, 7159U, 13524U, 15021U, 14009U, 2084U, 2168U, 5605U, 8488U, 16967U, 2144U, 754U, 2980U, 6818U, 14810U, 992U, 12680U, 3493U, 13158U, 7256U, 13561U, 15378U, 14178U, 15201U, 14128U, 16737U, 1126U, 12789U, 1950U, 4402U, 13355U, 4957U, 8331U, 13884U, 8137U, 15088U, 14071U, 16688U, 1049U, 12732U, 1901U, 4327U, 13298U, 4908U, 8246U, 13827U, 8088U, 1584U, 4000U, 7635U, 16131U, 976U, 3470U, 7240U, 15333U, 1422U, 14570U, 1431U, 14562U, 14578U, 1966U, 5113U, 8153U, 16753U, 873U, 3160U, 7137U, 14999U, 1854U, 4829U, 7929U, 16520U, 15837U, 1977U, 5124U, 8164U, 16764U, 884U, 3171U, 7148U, 15010U, 1671U, 12881U, 4474U, 13369U, 7722U, 13648U, 16257U, 14283U, 1750U, 4627U, 7801U, 16400U, 1237U, 3613U, 7326U, 15704U, 956U, 3417U, 7220U, 15313U, 1459U, 3817U, 7510U, 15929U, 1741U, 4596U, 7792U, 16369U, 842U, 12627U, 3110U, 13103U, 7106U, 13508U, 14951U, 13993U, 1813U, 12906U, 4723U, 13394U, 7888U, 13673U, 16479U, 14321U, 1371U, 3755U, 7448U, 15856U, 1646U, 4238U, 7697U, 16214U, 2095U, 5524U, 8425U, 16898U, 2154U, 5573U, 8474U, 16947U, 14604U, 14593U, 1175U, 3543U, 7273U, 15634U, 967U, 3454U, 7231U, 15324U, 2007U, 5163U, 8194U, 16794U, 1214U, 12823U, 3590U, 13187U, 7303U, 13590U, 15681U, 14207U, 941U, 12662U, 3240U, 13132U, 7205U, 13543U, 15287U, 14152U, 1281U, 3655U, 7358U, 15746U, 14352U, 15125U, 12951U, 1073U, 13718U, 8270U, 1529U, 3923U, 7580U, 16054U, 1481U, 12843U, 3839U, 13207U, 7532U, 13610U, 15951U, 14227U, 1846U, 12915U, 4780U, 13403U, 7921U, 13682U, 16512U, 14330U, 1196U, 3574U, 7294U, 15665U, 6857U, 9967U, 15408U, 5219U, 6960U, 15511U, 5336U, 1380U, 3764U, 7457U, 15865U, 6908U, 10018U, 15459U, 5270U, 7007U, 15558U, 5383U, 1654U, 4439U, 7705U, 16222U, 700U, 2807U, 6764U, 14688U, 1331U, 3705U, 7408U, 15806U, 6882U, 9992U, 15433U, 5244U, 6983U, 15534U, 5359U, 1412U, 3796U, 7489U, 15897U, 6935U, 10045U, 15486U, 5297U, 7032U, 15583U, 5408U, 1705U, 4519U, 7756U, 16291U, 1557U, 3951U, 7608U, 16091U, 7943U, 6844U, 10068U, 9954U, 16543U, 15395U, 5001U, 5206U, 8001U, 6948U, 16601U, 15499U, 5059U, 5324U, 7971U, 6894U, 10096U, 10004U, 16571U, 15445U, 5029U, 5256U, 8027U, 6994U, 16627U, 15545U, 5085U, 5370U, 7957U, 6869U, 10082U, 9979U, 16557U, 15420U, 5015U, 5231U, 8014U, 6971U, 16614U, 15522U, 5072U, 5347U, 7986U, 6921U, 10111U, 10031U, 16586U, 15472U, 5044U, 5283U, 8041U, 7019U, 16641U, 15570U, 5099U, 5395U, 763U, 12617U, 2989U, 13083U, 6827U, 13498U, 14819U, 13973U, 12553U, 1601U, 4086U, 7652U, 16148U, 17210U, 12803U, 13167U, 13570U, 14187U, 15161U, 14085U, 1086U, 12746U, 4362U, 13312U, 8291U, 13841U, 15048U, 14028U, 1009U, 12689U, 4287U, 13255U, 8206U, 13784U, 772U, 2998U, 6836U, 9933U, 14828U, 1439U, 14585U, 788U, 3021U, 7052U, 14874U, 815U, 3053U, 13092U, 7079U, 14915U, 13982U, 863U, 3142U, 7127U, 14972U, 9124U, 9778U, 797U, 3030U, 7061U, 14892U, 9788U, 806U, 3039U, 7070U, 14901U, 6453U, 9798U, 6473U, 9807U, 1574U, 12862U, 3981U, 13226U, 7625U, 13629U, 16121U, 14254U, 1713U, 4527U, 7764U, 16299U, 1248U, 3624U, 7337U, 15715U, 1510U, 3890U, 7561U, 16002U, 1389U, 3773U, 7466U, 15874U, 1662U, 4447U, 7713U, 16230U, 1339U, 3713U, 7416U, 15814U, 1564U, 3965U, 7615U, 16105U, 1447U, 3805U, 7498U, 15906U, 1730U, 4585U, 7781U, 16348U, 779U, 3012U, 7043U, 14856U, 6493U, 9133U, 1270U, 3644U, 7347U, 15725U, 1519U, 3913U, 7570U, 16035U, 1185U, 3563U, 7283U, 15644U, 690U, 2797U, 6754U, 14669U, 1320U, 3694U, 7397U, 15785U, 1547U, 3941U, 7598U, 16072U, 744U, 2940U, 13072U, 6808U, 14791U, 13962U, 1721U, 4568U, 7772U, 16322U, 10555U, 8554U, 912U, 12651U, 3199U, 13121U, 7176U, 13532U, 15038U, 14017U, 681U, 2778U, 6745U, 14660U, 12812U, 13176U, 13579U, 14196U, 15187U, 14113U, 16720U, 1112U, 12774U, 1933U, 4388U, 13340U, 4940U, 8317U, 13869U, 8120U, 15074U, 14056U, 16671U, 1035U, 12717U, 1884U, 4313U, 13283U, 4891U, 8232U, 13812U, 8071U, 850U, 3118U, 7114U, 9945U, 14959U, 1204U, 14552U, 14515U, 1684U, 12895U, 4498U, 13383U, 7735U, 13662U, 16270U, 14297U, 983U, 12670U, 3477U, 13140U, 7247U, 13551U, 15340U, 14160U, 1399U, 3783U, 7476U, 15884U, 1693U, 4507U, 7744U, 16279U, 1489U, 3847U, 7540U, 15959U, 1987U, 5134U, 8174U, 16774U, 1258U, 14523U, 1468U, 3826U, 7519U, 15938U, 1820U, 4730U, 7895U, 16486U, 14534U, 14543U, 1618U, 4170U, 7669U, 16182U, 2108U, 5537U, 8438U, 16911U, 1998U, 13021U, 5154U, 13465U, 8185U, 13774U, 16785U, 14408U, 14338U, 15113U, 12937U, 1061U, 13411U, 4339U, 13704U, 8258U, 13424U, 4350U, 1800U, 4688U, 7851U, 16454U, 3062U, 10997U, 4700U, 11679U, 3427U, 11227U, 4224U, 11569U, 3218U, 11066U, 4766U, 11706U, 3314U, 11136U, 4535U, 11646U, 4258U, 11595U, 3277U, 11108U, 4800U, 11732U, 3353U, 11175U, 4144U, 11520U, 3440U, 11240U, 4245U, 11582U, 3247U, 11087U, 4787U, 11719U, 3340U, 11162U, 4555U, 11659U, 4272U, 11609U, 3291U, 11122U, 4814U, 11746U, 3367U, 11189U, 4157U, 11533U, 11033U, 7863U, 11045U, 7875U, 11260U, 4711U, 5145U, 11825U, 15100U, 15137U, 9035U, 13913U, 9047U, 16466U, 14307U, 2930U, 10957U, 3079U, 11006U, 2814U, 10937U, 5459U, 11910U, 2787U, 10927U, 4119U, 11511U, 2958U, 10976U, 3990U, 11271U, 3089U, 11016U, 2968U, 10986U, 3381U, 11203U, 4193U, 11546U, 4095U, 11487U, 3327U, 11149U, 4204U, 11557U, 5586U, 11933U, 4837U, 11760U, 3393U, 11215U, 4857U, 11780U, 1359U, 7436U, 1635U, 7686U, 4847U, 11770U, 2949U, 10967U, 11339U, 11413U, 11309U, 11383U, 4031U, 5309U, 11856U, 11293U, 11367U, 4016U, 5190U, 11841U, 11324U, 11398U, 4045U, 5419U, 11870U, 11352U, 11426U, 4985U, 4071U, 11810U, 5445U, 11896U, 4972U, 4059U, 11797U, 5433U, 11884U, 14394U, 15237U, 12993U, 1162U, 13451U, 4426U, 13760U, 8367U, 3634U, 14380U, 15225U, 12979U, 1150U, 13437U, 4414U, 13746U, 8355U, 999U, 3507U, 7263U, 15385U, 1591U, 4007U, 7642U, 16138U, 4640U, 16413U, 2767U, 14649U, 2520U, 8535U, 1536U, 3930U, 7587U, 16061U, 17135U, 15173U, 14098U, 16703U, 1098U, 12759U, 1916U, 4374U, 13325U, 4923U, 8303U, 13854U, 8103U, 15060U, 14041U, 16654U, 1021U, 12702U, 1867U, 4299U, 13268U, 4874U, 8218U, 13797U, 8054U, 832U, 3100U, 7096U, 14941U, 1501U, 12852U, 3859U, 13216U, 7552U, 13619U, 15971U, 14236U, 2038U, 13030U, 5476U, 13483U, 8379U, 13897U, 16843U, 14426U, 1350U, 12832U, 3745U, 13196U, 7427U, 13599U, 15846U, 14216U, 1610U, 12872U, 4136U, 13245U, 7661U, 13639U, 16174U, 14273U, 894U, 12642U, 3181U, 13112U, 7158U, 13523U, 15020U, 14008U, 2083U, 2167U, 5604U, 8487U, 16966U, 2143U, 753U, 2979U, 6817U, 14809U, 991U, 12679U, 3492U, 13157U, 7255U, 13560U, 15377U, 14177U, 15200U, 14127U, 16736U, 1125U, 12788U, 1949U, 4401U, 13354U, 4956U, 8330U, 13883U, 8136U, 15087U, 14070U, 16687U, 1048U, 12731U, 1900U, 4326U, 13297U, 4907U, 8245U, 13826U, 8087U, 1583U, 3999U, 7634U, 16130U, 975U, 3469U, 7239U, 15332U, 1421U, 14569U, 1430U, 14561U, 14577U, 1965U, 5112U, 8152U, 16752U, 872U, 3159U, 7136U, 14998U, 1853U, 4828U, 7928U, 16519U, 3735U, 10057U, 15836U, 16157U, 1976U, 5123U, 8163U, 16763U, 883U, 3170U, 7147U, 15009U, 4473U, 13368U, 16256U, 14282U, 3405U, 15301U, 1222U, 3598U, 7311U, 15689U, 1749U, 4626U, 7800U, 16399U, 669U, 2755U, 6733U, 9920U, 14637U, 955U, 3416U, 7219U, 15312U, 1458U, 3816U, 7509U, 15928U, 1740U, 4595U, 7791U, 16368U, 841U, 12626U, 3109U, 13102U, 7105U, 13507U, 14950U, 13992U, 1812U, 12905U, 4722U, 13393U, 7887U, 13672U, 16478U, 14320U, 1370U, 3754U, 7447U, 15855U, 1645U, 4237U, 7696U, 16213U, 2094U, 5523U, 8424U, 16897U, 2153U, 5572U, 8473U, 16946U, 14603U, 14592U, 1174U<TRUNCATED>#endif // GET_INSTRINFO_MC_DESC#ifdef GET_INSTRINFO_HEADER#undef GET_INSTRINFO_HEADER#endif // GET_INSTRINFO_HEADER#ifdef GET_INSTRINFO_HELPER_DECLS#undef GET_INSTRINFO_HELPER_DECLS#endif // GET_INSTRINFO_HELPER_DECLS#ifdef GET_INSTRINFO_HELPERS#undef GET_INSTRINFO_HELPERS#endif // GET_INSTRINFO_HELPERS#ifdef GET_INSTRINFO_CTOR_DTOR#undef GET_INSTRINFO_CTOR_DTOR#endif // GET_INSTRINFO_CTOR_DTOR#ifdef GET_INSTRINFO_OPERAND_ENUM#undef GET_INSTRINFO_OPERAND_ENUM#endif //GET_INSTRINFO_OPERAND_ENUM#ifdef GET_INSTRINFO_NAMED_OPS#undef GET_INSTRINFO_NAMED_OPS#endif //GET_INSTRINFO_NAMED_OPS#ifdef GET_INSTRINFO_OPERAND_TYPES_ENUM#undef GET_INSTRINFO_OPERAND_TYPES_ENUM#endif // GET_INSTRINFO_OPERAND_TYPES_ENUM#ifdef GET_INSTRINFO_OPERAND_TYPE#undef GET_INSTRINFO_OPERAND_TYPE#endif // GET_INSTRINFO_OPERAND_TYPE#ifdef GET_INSTRINFO_MEM_OPERAND_SIZE#undef GET_INSTRINFO_MEM_OPERAND_SIZE#endif // GET_INSTRINFO_MEM_OPERAND_SIZE#ifdef GET_INSTRINFO_LOGICAL_OPERAND_SIZE_MAP#undef GET_INSTRINFO_LOGICAL_OPERAND_SIZE_MAP#endif // GET_INSTRINFO_LOGICAL_OPERAND_SIZE_MAP#ifdef GET_INSTRINFO_LOGICAL_OPERAND_TYPE_MAP#undef GET_INSTRINFO_LOGICAL_OPERAND_TYPE_MAP#endif // GET_INSTRINFO_LOGICAL_OPERAND_TYPE_MAP#ifdef GET_INSTRINFO_MC_HELPER_DECLS#undef GET_INSTRINFO_MC_HELPER_DECLSclass MCInstclass FeatureBitsetvoid verifyInstructionPredicates(unsigned Opcode, const FeatureBitset &Features)#endif // GET_INSTRINFO_MC_HELPER_DECLS#ifdef GET_INSTRINFO_MC_HELPERS#undef GET_INSTRINFO_MC_HELPERS#endif // GET_GENISTRINFO_MC_HELPERS#if (defined(ENABLE_INSTR_PREDICATE_VERIFIER) && !defined(NDEBUG)) ||\ defined(GET_AVAILABLE_OPCODE_CHECKER)#define GET_COMPUTE_FEATURES#endif#ifdef GET_COMPUTE_FEATURES#undef GET_COMPUTE_FEATURES#endif // GET_COMPUTE_FEATURES#ifdef GET_AVAILABLE_OPCODE_CHECKER#undef GET_AVAILABLE_OPCODE_CHECKER#endif // GET_AVAILABLE_OPCODE_CHECKER#ifdef ENABLE_INSTR_PREDICATE_VERIFIER#undef ENABLE_INSTR_PREDICATE_VERIFIER#include <sstream>#ifndef NDEBUG#endif // NDEBUG#ifndef NDEBUG#endif // NDEBUG#endif // ENABLE_INSTR_PREDICATE_VERIFIER
Codebase Browser
llvm