; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -passes=instcombine -S | FileCheck %s
define i32 @sdiv1(i32 %x) {
; CHECK-LABEL: @sdiv1(
; CHECK-NEXT: [[Y:%.*]] = sdiv i32 [[X:%.*]], 8
; CHECK-NEXT: ret i32 [[Y]]
;
%y = sdiv i32 %x, 8
ret i32 %y
}
define i32 @sdiv2(i32 %x) {
; CHECK-LABEL: @sdiv2(
; CHECK-NEXT: [[Y:%.*]] = ashr exact i32 [[X:%.*]], 3
; CHECK-NEXT: ret i32 [[Y]]
;
%y = sdiv exact i32 %x, 8
ret i32 %y
}
define <2 x i32> @sdiv2_vec(<2 x i32> %x) {
; CHECK-LABEL: @sdiv2_vec(
; CHECK-NEXT: [[Y:%.*]] = ashr exact <2 x i32> [[X:%.*]], <i32 7, i32 7>
; CHECK-NEXT: ret <2 x i32> [[Y]]
;
%y = sdiv exact <2 x i32> %x, <i32 128, i32 128>
ret <2 x i32> %y
}
define i32 @sdiv3(i32 %x) {
; CHECK-LABEL: @sdiv3(
; CHECK-NEXT: [[X_FR:%.*]] = freeze i32 [[X:%.*]]
; CHECK-NEXT: [[TMP1:%.*]] = srem i32 [[X_FR]], 3
; CHECK-NEXT: [[Z:%.*]] = sub nsw i32 [[X_FR]], [[TMP1]]
; CHECK-NEXT: ret i32 [[Z]]
;
%y = sdiv i32 %x, 3
%z = mul i32 %y, 3
ret i32 %z
}
define i32 @sdiv4(i32 %x) {
; CHECK-LABEL: @sdiv4(
; CHECK-NEXT: ret i32 [[X:%.*]]
;
%y = sdiv exact i32 %x, 3
%z = mul i32 %y, 3
ret i32 %z
}
define i32 @sdiv5(i32 %x) {
; CHECK-LABEL: @sdiv5(
; CHECK-NEXT: [[X_FR:%.*]] = freeze i32 [[X:%.*]]
; CHECK-NEXT: [[TMP1:%.*]] = srem i32 [[X_FR]], 3
; CHECK-NEXT: [[Z:%.*]] = sub i32 [[TMP1]], [[X_FR]]
; CHECK-NEXT: ret i32 [[Z]]
;
%y = sdiv i32 %x, 3
%z = mul i32 %y, -3
ret i32 %z
}
define i32 @sdiv6(i32 %x) {
; CHECK-LABEL: @sdiv6(
; CHECK-NEXT: [[Z:%.*]] = sub i32 0, [[X:%.*]]
; CHECK-NEXT: ret i32 [[Z]]
;
%y = sdiv exact i32 %x, 3
%z = mul i32 %y, -3
ret i32 %z
}
define i32 @udiv1(i32 %x, i32 %w) {
; CHECK-LABEL: @udiv1(
; CHECK-NEXT: ret i32 [[X:%.*]]
;
%y = udiv exact i32 %x, %w
%z = mul i32 %y, %w
ret i32 %z
}
define i32 @udiv2(i32 %x, i32 %w) {
; CHECK-LABEL: @udiv2(
; CHECK-NEXT: [[Z1:%.*]] = lshr exact i32 [[X:%.*]], [[W:%.*]]
; CHECK-NEXT: ret i32 [[Z1]]
;
%y = shl i32 1, %w
%z = udiv exact i32 %x, %y
ret i32 %z
}
define i64 @ashr1(i64 %X) {
; CHECK-LABEL: @ashr1(
; CHECK-NEXT: [[A:%.*]] = shl i64 [[X:%.*]], 8
; CHECK-NEXT: [[B:%.*]] = ashr exact i64 [[A]], 2
; CHECK-NEXT: ret i64 [[B]]
;
%A = shl i64 %X, 8
%B = ashr i64 %A, 2
ret i64 %B
}
; The vector ashr should be exact (like it is in the preceding test).
define <2 x i64> @ashr1_vec(<2 x i64> %X) {
; CHECK-LABEL: @ashr1_vec(
; CHECK-NEXT: [[A:%.*]] = shl <2 x i64> [[X:%.*]], <i64 8, i64 8>
; CHECK-NEXT: [[B:%.*]] = ashr exact <2 x i64> [[A]], <i64 2, i64 2>
; CHECK-NEXT: ret <2 x i64> [[B]]
;
%A = shl <2 x i64> %X, <i64 8, i64 8>
%B = ashr <2 x i64> %A, <i64 2, i64 2>
ret <2 x i64> %B
}
; PR9120
define i1 @ashr_icmp1(i64 %X) {
; CHECK-LABEL: @ashr_icmp1(
; CHECK-NEXT: [[B:%.*]] = icmp eq i64 [[X:%.*]], 0
; CHECK-NEXT: ret i1 [[B]]
;
%A = ashr exact i64 %X, 2 ; X/4
%B = icmp eq i64 %A, 0
ret i1 %B
}
define i1 @ashr_icmp2(i64 %X) {
; CHECK-LABEL: @ashr_icmp2(
; CHECK-NEXT: [[Z:%.*]] = icmp slt i64 [[X:%.*]], 16
; CHECK-NEXT: ret i1 [[Z]]
;
%Y = ashr exact i64 %X, 2 ; x / 4
%Z = icmp slt i64 %Y, 4 ; x < 16
ret i1 %Z
}
define <2 x i1> @ashr_icmp2_vec(<2 x i64> %X) {
; CHECK-LABEL: @ashr_icmp2_vec(
; CHECK-NEXT: [[Z:%.*]] = icmp slt <2 x i64> [[X:%.*]], <i64 16, i64 16>
; CHECK-NEXT: ret <2 x i1> [[Z]]
;
%Y = ashr exact <2 x i64> %X, <i64 2, i64 2>
%Z = icmp slt <2 x i64> %Y, <i64 4, i64 4>
ret <2 x i1> %Z
}
; PR9998
; Make sure we don't transform the ashr here into an sdiv
define i1 @pr9998(i32 %V) {
; CHECK-LABEL: @pr9998(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[V:%.*]], 1
; CHECK-NEXT: [[Z:%.*]] = icmp ne i32 [[TMP1]], 0
; CHECK-NEXT: ret i1 [[Z]]
;
%W = shl i32 %V, 31
%X = ashr exact i32 %W, 31
%Y = sext i32 %X to i64
%Z = icmp ugt i64 %Y, 7297771788697658747
ret i1 %Z
}
; FIXME: Vectors should fold the same way.
define <2 x i1> @pr9998vec(<2 x i32> %V) {
; CHECK-LABEL: @pr9998vec(
; CHECK-NEXT: [[TMP1:%.*]] = and <2 x i32> [[V:%.*]], <i32 1, i32 1>
; CHECK-NEXT: [[X:%.*]] = sub nsw <2 x i32> zeroinitializer, [[TMP1]]
; CHECK-NEXT: [[Y:%.*]] = sext <2 x i32> [[X]] to <2 x i64>
; CHECK-NEXT: [[Z:%.*]] = icmp ugt <2 x i64> [[Y]], <i64 7297771788697658747, i64 7297771788697658747>
; CHECK-NEXT: ret <2 x i1> [[Z]]
;
%W = shl <2 x i32> %V, <i32 31, i32 31>
%X = ashr exact <2 x i32> %W, <i32 31, i32 31>
%Y = sext <2 x i32> %X to <2 x i64>
%Z = icmp ugt <2 x i64> %Y, <i64 7297771788697658747, i64 7297771788697658747>
ret <2 x i1> %Z
}
define i1 @udiv_icmp1(i64 %X) {
; CHECK-LABEL: @udiv_icmp1(
; CHECK-NEXT: [[B:%.*]] = icmp ne i64 [[X:%.*]], 0
; CHECK-NEXT: ret i1 [[B]]
;
%A = udiv exact i64 %X, 5 ; X/5
%B = icmp ne i64 %A, 0
ret i1 %B
}
define <2 x i1> @udiv_icmp1_vec(<2 x i64> %X) {
; CHECK-LABEL: @udiv_icmp1_vec(
; CHECK-NEXT: [[B:%.*]] = icmp ne <2 x i64> [[X:%.*]], zeroinitializer
; CHECK-NEXT: ret <2 x i1> [[B]]
;
%A = udiv exact <2 x i64> %X, <i64 5, i64 5>
%B = icmp ne <2 x i64> %A, zeroinitializer
ret <2 x i1> %B
}
define i1 @udiv_icmp2(i64 %X) {
; CHECK-LABEL: @udiv_icmp2(
; CHECK-NEXT: [[B:%.*]] = icmp eq i64 [[X:%.*]], 0
; CHECK-NEXT: ret i1 [[B]]
;
%A = udiv exact i64 %X, 5 ; X/5 == 0 --> x == 0
%B = icmp eq i64 %A, 0
ret i1 %B
}
define <2 x i1> @udiv_icmp2_vec(<2 x i64> %X) {
; CHECK-LABEL: @udiv_icmp2_vec(
; CHECK-NEXT: [[B:%.*]] = icmp eq <2 x i64> [[X:%.*]], zeroinitializer
; CHECK-NEXT: ret <2 x i1> [[B]]
;
%A = udiv exact <2 x i64> %X, <i64 5, i64 5>
%B = icmp eq <2 x i64> %A, zeroinitializer
ret <2 x i1> %B
}
define i1 @sdiv_icmp1(i64 %X) {
; CHECK-LABEL: @sdiv_icmp1(
; CHECK-NEXT: [[B:%.*]] = icmp eq i64 [[X:%.*]], 0
; CHECK-NEXT: ret i1 [[B]]
;
%A = sdiv exact i64 %X, 5 ; X/5 == 0 --> x == 0
%B = icmp eq i64 %A, 0
ret i1 %B
}
define <2 x i1> @sdiv_icmp1_vec(<2 x i64> %X) {
; CHECK-LABEL: @sdiv_icmp1_vec(
; CHECK-NEXT: [[B:%.*]] = icmp eq <2 x i64> [[X:%.*]], zeroinitializer
; CHECK-NEXT: ret <2 x i1> [[B]]
;
%A = sdiv exact <2 x i64> %X, <i64 5, i64 5>
%B = icmp eq <2 x i64> %A, zeroinitializer
ret <2 x i1> %B
}
define i1 @sdiv_icmp2(i64 %X) {
; CHECK-LABEL: @sdiv_icmp2(
; CHECK-NEXT: [[B:%.*]] = icmp eq i64 [[X:%.*]], 5
; CHECK-NEXT: ret i1 [[B]]
;
%A = sdiv exact i64 %X, 5 ; X/5 == 1 --> x == 5
%B = icmp eq i64 %A, 1
ret i1 %B
}
define <2 x i1> @sdiv_icmp2_vec(<2 x i64> %X) {
; CHECK-LABEL: @sdiv_icmp2_vec(
; CHECK-NEXT: [[B:%.*]] = icmp eq <2 x i64> [[X:%.*]], <i64 5, i64 5>
; CHECK-NEXT: ret <2 x i1> [[B]]
;
%A = sdiv exact <2 x i64> %X, <i64 5, i64 5>
%B = icmp eq <2 x i64> %A, <i64 1, i64 1>
ret <2 x i1> %B
}
define i1 @sdiv_icmp3(i64 %X) {
; CHECK-LABEL: @sdiv_icmp3(
; CHECK-NEXT: [[B:%.*]] = icmp eq i64 [[X:%.*]], -5
; CHECK-NEXT: ret i1 [[B]]
;
%A = sdiv exact i64 %X, 5 ; X/5 == -1 --> x == -5
%B = icmp eq i64 %A, -1
ret i1 %B
}
define <2 x i1> @sdiv_icmp3_vec(<2 x i64> %X) {
; CHECK-LABEL: @sdiv_icmp3_vec(
; CHECK-NEXT: [[B:%.*]] = icmp eq <2 x i64> [[X:%.*]], <i64 -5, i64 -5>
; CHECK-NEXT: ret <2 x i1> [[B]]
;
%A = sdiv exact <2 x i64> %X, <i64 5, i64 5>
%B = icmp eq <2 x i64> %A, <i64 -1, i64 -1>
ret <2 x i1> %B
}
define i1 @sdiv_icmp4(i64 %X) {
; CHECK-LABEL: @sdiv_icmp4(
; CHECK-NEXT: [[B:%.*]] = icmp eq i64 [[X:%.*]], 0
; CHECK-NEXT: ret i1 [[B]]
;
%A = sdiv exact i64 %X, -5 ; X/-5 == 0 --> x == 0
%B = icmp eq i64 %A, 0
ret i1 %B
}
define <2 x i1> @sdiv_icmp4_vec(<2 x i64> %X) {
; CHECK-LABEL: @sdiv_icmp4_vec(
; CHECK-NEXT: [[B:%.*]] = icmp eq <2 x i64> [[X:%.*]], zeroinitializer
; CHECK-NEXT: ret <2 x i1> [[B]]
;
%A = sdiv exact <2 x i64> %X, <i64 -5, i64 -5>
%B = icmp eq <2 x i64> %A, zeroinitializer
ret <2 x i1> %B
}
define i1 @sdiv_icmp5(i64 %X) {
; CHECK-LABEL: @sdiv_icmp5(
; CHECK-NEXT: [[B:%.*]] = icmp eq i64 [[X:%.*]], -5
; CHECK-NEXT: ret i1 [[B]]
;
%A = sdiv exact i64 %X, -5 ; X/-5 == 1 --> x == -5
%B = icmp eq i64 %A, 1
ret i1 %B
}
define <2 x i1> @sdiv_icmp5_vec(<2 x i64> %X) {
; CHECK-LABEL: @sdiv_icmp5_vec(
; CHECK-NEXT: [[B:%.*]] = icmp eq <2 x i64> [[X:%.*]], <i64 -5, i64 -5>
; CHECK-NEXT: ret <2 x i1> [[B]]
;
%A = sdiv exact <2 x i64> %X, <i64 -5, i64 -5>
%B = icmp eq <2 x i64> %A, <i64 1, i64 1>
ret <2 x i1> %B
}
define i1 @sdiv_icmp6(i64 %X) {
; CHECK-LABEL: @sdiv_icmp6(
; CHECK-NEXT: [[B:%.*]] = icmp eq i64 [[X:%.*]], 5
; CHECK-NEXT: ret i1 [[B]]
;
%A = sdiv exact i64 %X, -5 ; X/-5 == -1 --> x == 5
%B = icmp eq i64 %A, -1
ret i1 %B
}
define <2 x i1> @sdiv_icmp6_vec(<2 x i64> %X) {
; CHECK-LABEL: @sdiv_icmp6_vec(
; CHECK-NEXT: [[B:%.*]] = icmp eq <2 x i64> [[X:%.*]], <i64 5, i64 5>
; CHECK-NEXT: ret <2 x i1> [[B]]
;
%A = sdiv exact <2 x i64> %X, <i64 -5, i64 -5>
%B = icmp eq <2 x i64> %A, <i64 -1, i64 -1>
ret <2 x i1> %B
}
define i8 @mul_of_udiv(i8 %x) {
; CHECK-LABEL: @mul_of_udiv(
; CHECK-NEXT: [[MUL1:%.*]] = lshr exact i8 [[X:%.*]], 1
; CHECK-NEXT: ret i8 [[MUL1]]
;
%div = udiv exact i8 %x, 12
%mul = mul i8 %div, 6
ret i8 %mul
}
define i8 @mul_of_sdiv(i8 %x) {
; CHECK-LABEL: @mul_of_sdiv(
; CHECK-NEXT: [[MUL_NEG:%.*]] = ashr exact i8 [[X:%.*]], 1
; CHECK-NEXT: [[MUL:%.*]] = sub nsw i8 0, [[MUL_NEG]]
; CHECK-NEXT: ret i8 [[MUL]]
;
%div = sdiv exact i8 %x, 12
%mul = mul i8 %div, -6
ret i8 %mul
}
define <2 x i8> @mul_of_sdiv_non_splat(<2 x i8> %x) {
; CHECK-LABEL: @mul_of_sdiv_non_splat(
; CHECK-NEXT: [[MUL:%.*]] = sdiv exact <2 x i8> [[X:%.*]], <i8 1, i8 -2>
; CHECK-NEXT: ret <2 x i8> [[MUL]]
;
%div = sdiv exact <2 x i8> %x, <i8 6, i8 -12>
%mul = mul <2 x i8> %div, <i8 6, i8 6>
ret <2 x i8> %mul
}
define i8 @mul_of_sdiv_fail_missing_exact(i8 %x) {
; CHECK-LABEL: @mul_of_sdiv_fail_missing_exact(
; CHECK-NEXT: [[DIV:%.*]] = sdiv i8 [[X:%.*]], 12
; CHECK-NEXT: [[MUL:%.*]] = mul i8 [[DIV]], -6
; CHECK-NEXT: ret i8 [[MUL]]
;
%div = sdiv i8 %x, 12
%mul = mul i8 %div, -6
ret i8 %mul
}
define i8 @mul_of_udiv_fail_bad_remainder(i8 %x) {
; CHECK-LABEL: @mul_of_udiv_fail_bad_remainder(
; CHECK-NEXT: [[DIV:%.*]] = udiv exact i8 [[X:%.*]], 11
; CHECK-NEXT: [[MUL:%.*]] = mul nuw i8 [[DIV]], 6
; CHECK-NEXT: ret i8 [[MUL]]
;
%div = udiv exact i8 %x, 11
%mul = mul i8 %div, 6
ret i8 %mul
}
define i8 @mul_of_sdiv_fail_ub(i8 %x) {
; CHECK-LABEL: @mul_of_sdiv_fail_ub(
; CHECK-NEXT: [[MUL:%.*]] = sub i8 0, [[X:%.*]]
; CHECK-NEXT: ret i8 [[MUL]]
;
%div = sdiv exact i8 %x, 6
%mul = mul i8 %div, -6
ret i8 %mul
}
define <2 x i8> @mul_of_sdiv_fail_ub_non_splat(<2 x i8> %x) {
; CHECK-LABEL: @mul_of_sdiv_fail_ub_non_splat(
; CHECK-NEXT: [[DIV:%.*]] = sdiv exact <2 x i8> [[X:%.*]], <i8 -6, i8 -12>
; CHECK-NEXT: [[MUL:%.*]] = mul <2 x i8> [[DIV]], <i8 6, i8 6>
; CHECK-NEXT: ret <2 x i8> [[MUL]]
;
%div = sdiv exact <2 x i8> %x, <i8 -6, i8 -12>
%mul = mul <2 x i8> %div, <i8 6, i8 6>
ret <2 x i8> %mul
}
Codebase Browser
llvm