llvm/llvm/test/CodeGen/Hexagon/misaligned-access.ll

; RUN: llc -march=hexagon < %s
; Check that the mis-aligned load doesn't cause compiler to assert.

@g0 = common global i32 0, align 4

declare i32 @f0(i64) #0

define i32 @f1() #0 {
b0:
  %v0 = alloca i32, align 4
  %v1 = load i32, ptr @g0, align 4
  store i32 %v1, ptr %v0, align 4
  %v3 = load i64, ptr %v0, align 8
  %v4 = call i32 @f0(i64 %v3)
  ret i32 %v4
}

attributes #0 = { nounwind "target-cpu"="hexagonv5" }