llvm/llvm/test/CodeGen/Hexagon/v6vec-vmemcur-prob.mir

# RUN: llc -march=hexagon -start-after if-converter %s -o - | FileCheck %s

# Test that we do no generate a .cur, which refers to vector register generated
# in a previous packet and used in the current packet.

# CHECK-NOT: .cur

---
name: fred
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $r0, $v0, $v1

    $v2 = V6_vaddh $v0, $v1
    $v0 = V6_vL32b_ai $r0, 0
    J2_jumpr $r31, implicit-def $pc, implicit $v0
...