llvm/llvm/test/CodeGen/MIR/Hexagon/parse-lane-masks.mir

# RUN: llc -march=hexagon -run-pass none -o - %s | FileCheck %s
# Check that the MIR parser can parse lane masks in block liveins.

# CHECK-LABEL: name: foo
# CHECK: bb.0:
# CHECK: liveins: $d0:0x0000000000000002, $d1, $d2:0x0000000000000010

--- |
  define void @foo() {
    ret void
  }
...

---
name: foo
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $d0:0x00002, $d1, $d2:16
    A2_nop
...