; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
target datalayout = "e-m:e-i64:64-n32:64"
target triple = "powerpc64le-unknown-linux-gnu"
; This file mainly tests that one of the ISEL instruction in the group uses the same register for operand RT, RA, RB
; This redudant ISEL is introduced during register coalescing stage.
; Register coalescing first create the foldable ISEL instruction as we have seen in expand-foldable-isel.ll:
; %vreg85<def> = ISEL8 %vreg83, %vreg83, %vreg33:sub_eq
; Later the register coalescer figures out it could further coalesce %vreg85 with %vreg83:
; merge %vreg85:1@2288r into %vreg83:5@400B --> @400B
; erased: 2288r %vreg85<def> = COPY %vreg83
; After that we have:
; updated: 1504B %vreg83<def> = ISEL8 %vreg83, %vreg83, %vreg33:sub_eq
; RUN: llc -verify-machineinstrs -O2 -ppc-asm-full-reg-names -mcpu=pwr7 -mattr=+isel < %s | FileCheck %s --check-prefix=CHECK-GEN-ISEL-TRUE
; RUN: llc -verify-machineinstrs -O2 -ppc-asm-full-reg-names -mcpu=pwr7 -mattr=-isel < %s | FileCheck %s --implicit-check-not isel
@.str = private unnamed_addr constant [3 x i8] c"]]\00", align 1
@.str.1 = private unnamed_addr constant [35 x i8] c"Index < Length && \22Invalid index!\22\00", align 1
@.str.2 = private unnamed_addr constant [50 x i8] c"/home/jtony/src/llvm/include/llvm/ADT/StringRef.h\00", align 1
@__PRETTY_FUNCTION__._ZNK4llvm9StringRefixEm = private unnamed_addr constant [47 x i8] c"char llvm::StringRef::operator[](size_t) const\00", align 1
@.str.3 = private unnamed_addr constant [95 x i8] c"(data || length == 0) && \22StringRef cannot be built from a NULL argument with non-null length\22\00", align 1
@__PRETTY_FUNCTION__._ZN4llvm9StringRefC2EPKcm = private unnamed_addr constant [49 x i8] c"llvm::StringRef::StringRef(const char *, size_t)\00", align 1
define i64 @_Z3fn1N4llvm9StringRefE([2 x i64] %Str.coerce) {
; CHECK-GEN-ISEL-TRUE-LABEL: _Z3fn1N4llvm9StringRefE:
; CHECK-GEN-ISEL-TRUE: # %bb.0: # %entry
; CHECK-GEN-ISEL-TRUE-NEXT: mflr r0
; CHECK-GEN-ISEL-TRUE-NEXT: stdu r1, -32(r1)
; CHECK-GEN-ISEL-TRUE-NEXT: std r0, 48(r1)
; CHECK-GEN-ISEL-TRUE-NEXT: .cfi_def_cfa_offset 32
; CHECK-GEN-ISEL-TRUE-NEXT: .cfi_offset lr, 16
; CHECK-GEN-ISEL-TRUE-NEXT: li r5, 2
; CHECK-GEN-ISEL-TRUE-NEXT: # implicit-def: $x6
; CHECK-GEN-ISEL-TRUE-NEXT: b .LBB0_3
; CHECK-GEN-ISEL-TRUE-NEXT: .p2align 4
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_1: # %_ZNK4llvm9StringRefixEm.exit
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: cmplwi r7, 93
; CHECK-GEN-ISEL-TRUE-NEXT: addi r7, r6, -1
; CHECK-GEN-ISEL-TRUE-NEXT: iseleq r6, r7, r6
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_2: # %_ZNK4llvm9StringRef6substrEmm.exit
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: addi r4, r4, -1
; CHECK-GEN-ISEL-TRUE-NEXT: addi r3, r3, 1
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_3: # %while.cond.outer
; CHECK-GEN-ISEL-TRUE-NEXT: # =>This Loop Header: Depth=1
; CHECK-GEN-ISEL-TRUE-NEXT: # Child Loop BB0_5 Depth 2
; CHECK-GEN-ISEL-TRUE-NEXT: # Child Loop BB0_8 Depth 2
; CHECK-GEN-ISEL-TRUE-NEXT: cmpldi r6, 0
; CHECK-GEN-ISEL-TRUE-NEXT: beq cr0, .LBB0_8
; CHECK-GEN-ISEL-TRUE-NEXT: # %bb.4: # %while.cond.preheader
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: cmpldi r4, 0
; CHECK-GEN-ISEL-TRUE-NEXT: beq- cr0, .LBB0_15
; CHECK-GEN-ISEL-TRUE-NEXT: .p2align 5
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_5: # %_ZNK4llvm9StringRefixEm.exit
; CHECK-GEN-ISEL-TRUE-NEXT: # Parent Loop BB0_3 Depth=1
; CHECK-GEN-ISEL-TRUE-NEXT: # => This Inner Loop Header: Depth=2
; CHECK-GEN-ISEL-TRUE-NEXT: lbz r7, 0(r3)
; CHECK-GEN-ISEL-TRUE-NEXT: cmplwi r7, 92
; CHECK-GEN-ISEL-TRUE-NEXT: bne cr0, .LBB0_1
; CHECK-GEN-ISEL-TRUE-NEXT: # %bb.6: # %if.then4
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: cmpldi r4, 2
; CHECK-GEN-ISEL-TRUE-NEXT: isellt r7, r4, r5
; CHECK-GEN-ISEL-TRUE-NEXT: add r3, r3, r7
; CHECK-GEN-ISEL-TRUE-NEXT: sub. r4, r4, r7
; CHECK-GEN-ISEL-TRUE-NEXT: bne+ cr0, .LBB0_5
; CHECK-GEN-ISEL-TRUE-NEXT: b .LBB0_15
; CHECK-GEN-ISEL-TRUE-NEXT: .p2align 5
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_7: # %if.then4.us
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: isellt r6, r4, r5
; CHECK-GEN-ISEL-TRUE-NEXT: add r3, r3, r6
; CHECK-GEN-ISEL-TRUE-NEXT: sub r4, r4, r6
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_8: # %while.cond.us
; CHECK-GEN-ISEL-TRUE-NEXT: # Parent Loop BB0_3 Depth=1
; CHECK-GEN-ISEL-TRUE-NEXT: # => This Inner Loop Header: Depth=2
; CHECK-GEN-ISEL-TRUE-NEXT: cmpldi r4, 2
; CHECK-GEN-ISEL-TRUE-NEXT: bge cr0, .LBB0_10
; CHECK-GEN-ISEL-TRUE-NEXT: # %bb.9: # %if.end.us
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: cmpldi cr1, r4, 0
; CHECK-GEN-ISEL-TRUE-NEXT: bne+ cr1, .LBB0_11
; CHECK-GEN-ISEL-TRUE-NEXT: b .LBB0_15
; CHECK-GEN-ISEL-TRUE-NEXT: .p2align 5
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_10: # %if.end.i.i.us
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: lhz r6, 0(r3)
; CHECK-GEN-ISEL-TRUE-NEXT: cmplwi cr1, r6, 23901
; CHECK-GEN-ISEL-TRUE-NEXT: beq cr1, .LBB0_14
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_11: # %_ZNK4llvm9StringRefixEm.exit.us
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: lbz r6, 0(r3)
; CHECK-GEN-ISEL-TRUE-NEXT: cmplwi cr1, r6, 92
; CHECK-GEN-ISEL-TRUE-NEXT: beq cr1, .LBB0_7
; CHECK-GEN-ISEL-TRUE-NEXT: # %bb.12: # %_ZNK4llvm9StringRefixEm.exit.us
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: cmplwi r6, 93
; CHECK-GEN-ISEL-TRUE-NEXT: beq cr0, .LBB0_16
; CHECK-GEN-ISEL-TRUE-NEXT: # %bb.13: # %_ZNK4llvm9StringRef6substrEmm.exit.loopexit
; CHECK-GEN-ISEL-TRUE-NEXT: #
; CHECK-GEN-ISEL-TRUE-NEXT: li r6, 0
; CHECK-GEN-ISEL-TRUE-NEXT: b .LBB0_2
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_14: # %if.then
; CHECK-GEN-ISEL-TRUE-NEXT: addi r1, r1, 32
; CHECK-GEN-ISEL-TRUE-NEXT: ld r0, 16(r1)
; CHECK-GEN-ISEL-TRUE-NEXT: mtlr r0
; CHECK-GEN-ISEL-TRUE-NEXT: blr
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_15: # %cond.false.i
; CHECK-GEN-ISEL-TRUE-NEXT: addis r3, r2, .L__ModuleStringPool@toc@ha
; CHECK-GEN-ISEL-TRUE-NEXT: li r5, 225
; CHECK-GEN-ISEL-TRUE-NEXT: addi r4, r3, .L__ModuleStringPool@toc@l
; CHECK-GEN-ISEL-TRUE-NEXT: addi r3, r4, 53
; CHECK-GEN-ISEL-TRUE-NEXT: addi r6, r4, 88
; CHECK-GEN-ISEL-TRUE-NEXT: bl __assert_fail
; CHECK-GEN-ISEL-TRUE-NEXT: nop
; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_16: # %if.then9
; CHECK-GEN-ISEL-TRUE-NEXT: li r3, 1
; CHECK-GEN-ISEL-TRUE-NEXT: bl exit
; CHECK-GEN-ISEL-TRUE-NEXT: nop
;
; CHECK-LABEL: _Z3fn1N4llvm9StringRefE:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mflr r0
; CHECK-NEXT: stdu r1, -32(r1)
; CHECK-NEXT: std r0, 48(r1)
; CHECK-NEXT: .cfi_def_cfa_offset 32
; CHECK-NEXT: .cfi_offset lr, 16
; CHECK-NEXT: # implicit-def: $x5
; CHECK-NEXT: b .LBB0_2
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_1: # %_ZNK4llvm9StringRef6substrEmm.exit
; CHECK-NEXT: #
; CHECK-NEXT: addi r4, r4, -1
; CHECK-NEXT: addi r3, r3, 1
; CHECK-NEXT: .LBB0_2: # %while.cond.outer
; CHECK-NEXT: # =>This Loop Header: Depth=1
; CHECK-NEXT: # Child Loop BB0_5 Depth 2
; CHECK-NEXT: # Child Loop BB0_9 Depth 2
; CHECK-NEXT: cmpldi r5, 0
; CHECK-NEXT: beq cr0, .LBB0_9
; CHECK-NEXT: # %bb.3: # %while.cond.preheader
; CHECK-NEXT: #
; CHECK-NEXT: cmpldi r4, 0
; CHECK-NEXT: bne+ cr0, .LBB0_5
; CHECK-NEXT: b .LBB0_20
; CHECK-NEXT: .p2align 5
; CHECK-NEXT: .LBB0_4: # %if.then4
; CHECK-NEXT: #
; CHECK-NEXT: add r3, r3, r6
; CHECK-NEXT: sub. r4, r4, r6
; CHECK-NEXT: beq- cr0, .LBB0_20
; CHECK-NEXT: .LBB0_5: # %_ZNK4llvm9StringRefixEm.exit
; CHECK-NEXT: # Parent Loop BB0_2 Depth=1
; CHECK-NEXT: # => This Inner Loop Header: Depth=2
; CHECK-NEXT: lbz r6, 0(r3)
; CHECK-NEXT: cmplwi r6, 92
; CHECK-NEXT: bne cr0, .LBB0_15
; CHECK-NEXT: # %bb.6: # %if.then4
; CHECK-NEXT: #
; CHECK-NEXT: cmpldi r4, 2
; CHECK-NEXT: mr r6, r4
; CHECK-NEXT: blt cr0, .LBB0_4
; CHECK-NEXT: # %bb.7: # %if.then4
; CHECK-NEXT: #
; CHECK-NEXT: li r6, 2
; CHECK-NEXT: b .LBB0_4
; CHECK-NEXT: .p2align 5
; CHECK-NEXT: .LBB0_8: # %if.then4.us
; CHECK-NEXT: #
; CHECK-NEXT: add r3, r3, r5
; CHECK-NEXT: sub r4, r4, r5
; CHECK-NEXT: .LBB0_9: # %while.cond.us
; CHECK-NEXT: # Parent Loop BB0_2 Depth=1
; CHECK-NEXT: # => This Inner Loop Header: Depth=2
; CHECK-NEXT: cmpldi r4, 2
; CHECK-NEXT: bge cr0, .LBB0_11
; CHECK-NEXT: # %bb.10: # %if.end.us
; CHECK-NEXT: #
; CHECK-NEXT: cmpldi cr1, r4, 0
; CHECK-NEXT: bne+ cr1, .LBB0_12
; CHECK-NEXT: b .LBB0_20
; CHECK-NEXT: .p2align 5
; CHECK-NEXT: .LBB0_11: # %if.end.i.i.us
; CHECK-NEXT: #
; CHECK-NEXT: lhz r5, 0(r3)
; CHECK-NEXT: cmplwi cr1, r5, 23901
; CHECK-NEXT: beq cr1, .LBB0_19
; CHECK-NEXT: .LBB0_12: # %_ZNK4llvm9StringRefixEm.exit.us
; CHECK-NEXT: #
; CHECK-NEXT: lbz r5, 0(r3)
; CHECK-NEXT: cmplwi cr1, r5, 92
; CHECK-NEXT: bne cr1, .LBB0_17
; CHECK-NEXT: # %bb.13: # %if.then4.us
; CHECK-NEXT: #
; CHECK-NEXT: mr r5, r4
; CHECK-NEXT: bc 12, lt, .LBB0_8
; CHECK-NEXT: # %bb.14: # %if.then4.us
; CHECK-NEXT: #
; CHECK-NEXT: li r5, 2
; CHECK-NEXT: b .LBB0_8
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_15: # %_ZNK4llvm9StringRefixEm.exit
; CHECK-NEXT: #
; CHECK-NEXT: cmplwi r6, 93
; CHECK-NEXT: bne cr0, .LBB0_1
; CHECK-NEXT: # %bb.16: # %if.end10
; CHECK-NEXT: #
; CHECK-NEXT: addi r5, r5, -1
; CHECK-NEXT: b .LBB0_1
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_17: # %_ZNK4llvm9StringRefixEm.exit.us
; CHECK-NEXT: #
; CHECK-NEXT: cmplwi r5, 93
; CHECK-NEXT: beq cr0, .LBB0_21
; CHECK-NEXT: # %bb.18: # %_ZNK4llvm9StringRef6substrEmm.exit.loopexit
; CHECK-NEXT: #
; CHECK-NEXT: li r5, 0
; CHECK-NEXT: b .LBB0_1
; CHECK-NEXT: .LBB0_19: # %if.then
; CHECK-NEXT: addi r1, r1, 32
; CHECK-NEXT: ld r0, 16(r1)
; CHECK-NEXT: mtlr r0
; CHECK-NEXT: blr
; CHECK-NEXT: .LBB0_20: # %cond.false.i
; CHECK-NEXT: addis r3, r2, .L__ModuleStringPool@toc@ha
; CHECK-NEXT: li r5, 225
; CHECK-NEXT: addi r4, r3, .L__ModuleStringPool@toc@l
; CHECK-NEXT: addi r3, r4, 53
; CHECK-NEXT: addi r6, r4, 88
; CHECK-NEXT: bl __assert_fail
; CHECK-NEXT: nop
; CHECK-NEXT: .LBB0_21: # %if.then9
; CHECK-NEXT: li r3, 1
; CHECK-NEXT: bl exit
; CHECK-NEXT: nop
entry:
%Str.coerce.fca.0.extract = extractvalue [2 x i64] %Str.coerce, 0
%Str.coerce.fca.1.extract = extractvalue [2 x i64] %Str.coerce, 1
br label %while.cond.outer
while.cond.outer:
%Str.sroa.0.0.ph = phi i64 [ %8, %_ZNK4llvm9StringRef6substrEmm.exit ], [ %Str.coerce.fca.0.extract, %entry ]
%.sink.ph = phi i64 [ %sub.i, %_ZNK4llvm9StringRef6substrEmm.exit ], [ %Str.coerce.fca.1.extract, %entry ]
%BracketDepth.0.ph = phi i64 [ %BracketDepth.1, %_ZNK4llvm9StringRef6substrEmm.exit ], [ undef, %entry ]
%cmp65 = icmp eq i64 %BracketDepth.0.ph, 0
br i1 %cmp65, label %while.cond.us.preheader, label %while.cond.preheader
while.cond.us.preheader:
br label %while.cond.us
while.cond.preheader:
%cmp.i34129 = icmp eq i64 %.sink.ph, 0
br i1 %cmp.i34129, label %cond.false.i.loopexit135, label %_ZNK4llvm9StringRefixEm.exit.preheader
_ZNK4llvm9StringRefixEm.exit.preheader:
br label %_ZNK4llvm9StringRefixEm.exit
while.cond.us:
%Str.sroa.0.0.us = phi i64 [ %3, %_ZNK4llvm9StringRef6substrEmm.exit50.us ], [ %Str.sroa.0.0.ph, %while.cond.us.preheader ]
%.sink.us = phi i64 [ %sub.i41.us, %_ZNK4llvm9StringRef6substrEmm.exit50.us ], [ %.sink.ph, %while.cond.us.preheader ]
%cmp.i30.us = icmp ult i64 %.sink.us, 2
br i1 %cmp.i30.us, label %if.end.us, label %if.end.i.i.us
if.end.i.i.us:
%0 = inttoptr i64 %Str.sroa.0.0.us to ptr
%call.i.i.us = tail call signext i32 @memcmp(ptr %0, ptr @.str, i64 2)
%phitmp.i.us = icmp eq i32 %call.i.i.us, 0
br i1 %phitmp.i.us, label %if.then, label %_ZNK4llvm9StringRefixEm.exit.us
if.end.us:
%cmp.i34.us = icmp eq i64 %.sink.us, 0
br i1 %cmp.i34.us, label %cond.false.i.loopexit, label %_ZNK4llvm9StringRefixEm.exit.us
_ZNK4llvm9StringRefixEm.exit.us:
%1 = inttoptr i64 %Str.sroa.0.0.us to ptr
%2 = load i8, ptr %1, align 1
switch i8 %2, label %_ZNK4llvm9StringRef6substrEmm.exit.loopexit [
i8 92, label %if.then4.us
i8 93, label %if.then9
]
if.then4.us:
%.sroa.speculated12.i38.us = select i1 %cmp.i30.us, i64 %.sink.us, i64 2
%add.ptr.i40.us = getelementptr inbounds i8, ptr %1, i64 %.sroa.speculated12.i38.us
%sub.i41.us = sub i64 %.sink.us, %.sroa.speculated12.i38.us
%tobool.i.i44.us = icmp ne ptr %add.ptr.i40.us, null
%cmp.i4.i45.us = icmp eq i64 %sub.i41.us, 0
%or.cond.i.i46.us = or i1 %tobool.i.i44.us, %cmp.i4.i45.us
br i1 %or.cond.i.i46.us, label %_ZNK4llvm9StringRef6substrEmm.exit50.us, label %cond.false.i.i47.loopexit
_ZNK4llvm9StringRef6substrEmm.exit50.us:
%3 = ptrtoint ptr %add.ptr.i40.us to i64
br label %while.cond.us
if.then:
ret i64 undef
cond.false.i.loopexit:
br label %cond.false.i
cond.false.i.loopexit134:
br label %cond.false.i
cond.false.i.loopexit135:
br label %cond.false.i
cond.false.i:
tail call void @__assert_fail(ptr @.str.1, ptr @.str.2, i32 zeroext 225, ptr @__PRETTY_FUNCTION__._ZNK4llvm9StringRefixEm)
unreachable
_ZNK4llvm9StringRefixEm.exit:
%.sink131 = phi i64 [ %sub.i41, %_ZNK4llvm9StringRef6substrEmm.exit50 ], [ %.sink.ph, %_ZNK4llvm9StringRefixEm.exit.preheader ]
%Str.sroa.0.0130 = phi i64 [ %6, %_ZNK4llvm9StringRef6substrEmm.exit50 ], [ %Str.sroa.0.0.ph, %_ZNK4llvm9StringRefixEm.exit.preheader ]
%4 = inttoptr i64 %Str.sroa.0.0130 to ptr
%5 = load i8, ptr %4, align 1
switch i8 %5, label %_ZNK4llvm9StringRef6substrEmm.exit.loopexit132 [
i8 92, label %if.then4
i8 93, label %if.end10
]
if.then4:
%cmp.i.i37 = icmp ult i64 %.sink131, 2
%.sroa.speculated12.i38 = select i1 %cmp.i.i37, i64 %.sink131, i64 2
%add.ptr.i40 = getelementptr inbounds i8, ptr %4, i64 %.sroa.speculated12.i38
%sub.i41 = sub i64 %.sink131, %.sroa.speculated12.i38
%tobool.i.i44 = icmp ne ptr %add.ptr.i40, null
%cmp.i4.i45 = icmp eq i64 %sub.i41, 0
%or.cond.i.i46 = or i1 %tobool.i.i44, %cmp.i4.i45
br i1 %or.cond.i.i46, label %_ZNK4llvm9StringRef6substrEmm.exit50, label %cond.false.i.i47.loopexit133
cond.false.i.i47.loopexit:
br label %cond.false.i.i47
cond.false.i.i47.loopexit133:
br label %cond.false.i.i47
cond.false.i.i47:
tail call void @__assert_fail(ptr @.str.3, ptr @.str.2, i32 zeroext 90, ptr @__PRETTY_FUNCTION__._ZN4llvm9StringRefC2EPKcm)
unreachable
_ZNK4llvm9StringRef6substrEmm.exit50:
%6 = ptrtoint ptr %add.ptr.i40 to i64
%cmp.i34 = icmp eq i64 %sub.i41, 0
br i1 %cmp.i34, label %cond.false.i.loopexit134, label %_ZNK4llvm9StringRefixEm.exit
if.then9:
tail call void @exit(i32 signext 1)
unreachable
if.end10:
%dec = add i64 %BracketDepth.0.ph, -1
br label %_ZNK4llvm9StringRef6substrEmm.exit
_ZNK4llvm9StringRef6substrEmm.exit.loopexit:
br label %_ZNK4llvm9StringRef6substrEmm.exit
_ZNK4llvm9StringRef6substrEmm.exit.loopexit132:
br label %_ZNK4llvm9StringRef6substrEmm.exit
_ZNK4llvm9StringRef6substrEmm.exit:
%.sink76 = phi i64 [ %.sink131, %if.end10 ], [ %.sink.us, %_ZNK4llvm9StringRef6substrEmm.exit.loopexit ], [ %.sink131, %_ZNK4llvm9StringRef6substrEmm.exit.loopexit132 ]
%7 = phi ptr [ %4, %if.end10 ], [ %1, %_ZNK4llvm9StringRef6substrEmm.exit.loopexit ], [ %4, %_ZNK4llvm9StringRef6substrEmm.exit.loopexit132 ]
%BracketDepth.1 = phi i64 [ %dec, %if.end10 ], [ 0, %_ZNK4llvm9StringRef6substrEmm.exit.loopexit ], [ %BracketDepth.0.ph, %_ZNK4llvm9StringRef6substrEmm.exit.loopexit132 ]
%sub.i = add i64 %.sink76, -1
%add.ptr.i = getelementptr inbounds i8, ptr %7, i64 1
%8 = ptrtoint ptr %add.ptr.i to i64
br label %while.cond.outer
; Unecessary ISEL (all the registers are the same) is always removed
}
declare void @exit(i32 signext)
declare signext i32 @memcmp(ptr nocapture, ptr nocapture, i64)
declare void @__assert_fail(ptr, ptr, i32 zeroext, ptr)
Codebase Browser
llvm