Codebase Browser
llvm
Go to App
llvm
/llvm/lib/Target/AMDGPU/
../
AsmParser/
Disassembler/
MCA/
MCTargetDesc/
TargetInfo/
Utils/
A
AMDGPU.h
AMDGPU.td
AMDGPUAliasAnalysis.cpp
AMDGPUAliasAnalysis.h
AMDGPUAlwaysInlinePass.cpp
AMDGPUAnnotateKernelFeatures.cpp
AMDGPUAnnotateUniformValues.cpp
AMDGPUArgumentUsageInfo.cpp
AMDGPUArgumentUsageInfo.h
AMDGPUAsanInstrumentation.cpp
AMDGPUAsanInstrumentation.h
AMDGPUAsmPrinter.cpp
AMDGPUAsmPrinter.h
AMDGPUAtomicOptimizer.cpp
AMDGPUAttributes.def
AMDGPUAttributor.cpp
AMDGPUCallLowering.cpp
AMDGPUCallLowering.h
AMDGPUCallingConv.td
AMDGPUCodeGenPrepare.cpp
AMDGPUCombine.td
AMDGPUCombinerHelper.cpp
AMDGPUCombinerHelper.h
AMDGPUCtorDtorLowering.cpp
AMDGPUCtorDtorLowering.h
AMDGPUExportClustering.cpp
AMDGPUExportClustering.h
AMDGPUFeatures.td
AMDGPUFrameLowering.cpp
AMDGPUFrameLowering.h
AMDGPUGISel.td
AMDGPUGenRegisterBankInfo.def
AMDGPUGlobalISelDivergenceLowering.cpp
AMDGPUGlobalISelUtils.cpp
AMDGPUGlobalISelUtils.h
AMDGPUHSAMetadataStreamer.cpp
AMDGPUHSAMetadataStreamer.h
AMDGPUIGroupLP.cpp
AMDGPUIGroupLP.h
AMDGPUISelDAGToDAG.cpp
AMDGPUISelDAGToDAG.h
AMDGPUISelLowering.cpp
AMDGPUISelLowering.h
AMDGPUImageIntrinsicOptimizer.cpp
AMDGPUInsertDelayAlu.cpp
AMDGPUInsertSingleUseVDST.cpp
AMDGPUInstCombineIntrinsic.cpp
AMDGPUInstrInfo.cpp
AMDGPUInstrInfo.h
AMDGPUInstrInfo.td
AMDGPUInstructionSelector.cpp
AMDGPUInstructionSelector.h
AMDGPUInstructions.td
AMDGPULateCodeGenPrepare.cpp
AMDGPULegalizerInfo.cpp
AMDGPULegalizerInfo.h
AMDGPULibCalls.cpp
AMDGPULibFunc.cpp
AMDGPULibFunc.h
AMDGPULowerBufferFatPointers.cpp
AMDGPULowerKernelArguments.cpp
AMDGPULowerKernelAttributes.cpp
AMDGPULowerModuleLDSPass.cpp
AMDGPUMCInstLower.cpp
AMDGPUMCInstLower.h
AMDGPUMIRFormatter.cpp
AMDGPUMIRFormatter.h
AMDGPUMachineFunction.cpp
AMDGPUMachineFunction.h
AMDGPUMachineModuleInfo.cpp
AMDGPUMachineModuleInfo.h
AMDGPUMacroFusion.cpp
AMDGPUMacroFusion.h
AMDGPUMarkLastScratchLoad.cpp
AMDGPUMemoryUtils.cpp
AMDGPUMemoryUtils.h
AMDGPUOpenCLEnqueuedBlockLowering.cpp
AMDGPUPTNote.h
AMDGPUPassRegistry.def
AMDGPUPerfHintAnalysis.cpp
AMDGPUPerfHintAnalysis.h
AMDGPUPostLegalizerCombiner.cpp
AMDGPUPreLegalizerCombiner.cpp
AMDGPUPredicateControl.td
AMDGPUPrintfRuntimeBinding.cpp
AMDGPUPromoteAlloca.cpp
AMDGPUPromoteKernelArguments.cpp
AMDGPURegBankCombiner.cpp
AMDGPURegBankSelect.cpp
AMDGPURegBankSelect.h
AMDGPURegisterBankInfo.cpp
AMDGPURegisterBankInfo.h
AMDGPURegisterBanks.td
AMDGPURemoveIncompatibleFunctions.cpp
AMDGPUResourceUsageAnalysis.cpp
AMDGPUResourceUsageAnalysis.h
AMDGPURewriteOutArguments.cpp
AMDGPURewriteUndefForPHI.cpp
AMDGPUSearchableTables.td
AMDGPUSetWavePriority.cpp
AMDGPUSplitModule.cpp
AMDGPUSplitModule.h
AMDGPUSubtarget.cpp
AMDGPUSubtarget.h
AMDGPUSwLowerLDS.cpp
AMDGPUTargetMachine.cpp
AMDGPUTargetMachine.h
AMDGPUTargetObjectFile.cpp
AMDGPUTargetObjectFile.h
AMDGPUTargetTransformInfo.cpp
AMDGPUTargetTransformInfo.h
AMDGPUUnifyDivergentExitNodes.cpp
AMDGPUUnifyDivergentExitNodes.h
AMDGPUUnifyMetadata.cpp
AMDKernelCodeT.h
B
BUFInstructions.td
C
CMakeLists.txt
CaymanInstructions.td
D
DSDIRInstructions.td
DSInstructions.td
E
EXPInstructions.td
EvergreenInstructions.td
F
FLATInstructions.td
G
GCNCreateVOPD.cpp
GCNDPPCombine.cpp
GCNDPPCombine.h
GCNHazardRecognizer.cpp
GCNHazardRecognizer.h
GCNILPSched.cpp
GCNIterativeScheduler.cpp
GCNIterativeScheduler.h
GCNMinRegStrategy.cpp
GCNNSAReassign.cpp
GCNPreRALongBranchReg.cpp
GCNPreRAOptimizations.cpp
GCNProcessors.td
GCNRegPressure.cpp
GCNRegPressure.h
GCNRewritePartialRegUses.cpp
GCNSchedStrategy.cpp
GCNSchedStrategy.h
GCNSubtarget.cpp
GCNSubtarget.h
GCNVOPDUtils.cpp
GCNVOPDUtils.h
I
InstCombineTables.td
M
MIMGInstructions.td
R
R600.h
R600.td
R600AsmPrinter.cpp
R600AsmPrinter.h
R600ClauseMergePass.cpp
R600ControlFlowFinalizer.cpp
R600Defines.h
R600EmitClauseMarkers.cpp
R600ExpandSpecialInstrs.cpp
R600FrameLowering.cpp
R600FrameLowering.h
R600ISelDAGToDAG.cpp
R600ISelLowering.cpp
R600ISelLowering.h
R600InstrFormats.td
R600InstrInfo.cpp
R600InstrInfo.h
R600InstrInfo.td
R600Instructions.td
R600MCInstLower.cpp
R600MachineCFGStructurizer.cpp
R600MachineFunctionInfo.cpp
R600MachineFunctionInfo.h
R600MachineScheduler.cpp
R600MachineScheduler.h
R600OpenCLImageTypeLoweringPass.cpp
R600OptimizeVectorRegisters.cpp
R600Packetizer.cpp
R600Processors.td
R600RegisterInfo.cpp
R600RegisterInfo.h
R600RegisterInfo.td
R600Schedule.td
R600Subtarget.cpp
R600Subtarget.h
R600TargetMachine.cpp
R600TargetMachine.h
R600TargetTransformInfo.cpp
R600TargetTransformInfo.h
R700Instructions.td
S
SIAnnotateControlFlow.cpp
SIDefines.h
SIFixSGPRCopies.cpp
SIFixSGPRCopies.h
SIFixVGPRCopies.cpp
SIFoldOperands.cpp
SIFoldOperands.h
SIFormMemoryClauses.cpp
SIFrameLowering.cpp
SIFrameLowering.h
SIISelLowering.cpp
SIISelLowering.h
SIInsertHardClauses.cpp
SIInsertWaitcnts.cpp
SIInstrFormats.td
SIInstrInfo.cpp
SIInstrInfo.h
SIInstrInfo.td
SIInstructions.td
SILateBranchLowering.cpp
SILoadStoreOptimizer.cpp
SILoadStoreOptimizer.h
SILowerControlFlow.cpp
SILowerI1Copies.cpp
SILowerI1Copies.h
SILowerSGPRSpills.cpp
SILowerWWMCopies.cpp
SIMachineFunctionInfo.cpp
SIMachineFunctionInfo.h
SIMachineScheduler.cpp
SIMachineScheduler.h
SIMemoryLegalizer.cpp
SIModeRegister.cpp
SIModeRegisterDefaults.cpp
SIModeRegisterDefaults.h
SIOptimizeExecMasking.cpp
SIOptimizeExecMaskingPreRA.cpp
SIOptimizeVGPRLiveRange.cpp
SIPeepholeSDWA.cpp
SIPeepholeSDWA.h
SIPostRABundler.cpp
SIPreAllocateWWMRegs.cpp
SIPreEmitPeephole.cpp
SIProgramInfo.cpp
SIProgramInfo.h
SIRegisterInfo.cpp
SIRegisterInfo.h
SIRegisterInfo.td
SISchedule.td
SIShrinkInstructions.cpp
SIShrinkInstructions.h
SIWholeQuadMode.cpp
SMInstructions.td
SOPInstructions.td
V
VIInstrFormats.td
VINTERPInstructions.td
VOP1Instructions.td
VOP2Instructions.td
VOP3Instructions.td
VOP3PInstructions.td
VOPCInstructions.td
VOPDInstructions.td
VOPInstructions.td