Codebase Browser
linux
Go to App
linux
/drivers/accel/habanalabs/include/gaudi2/asic_reg/
../
a
arc_farm_arc0_acp_eng_regs.h
arc_farm_arc0_aux_masks.h
arc_farm_arc0_aux_regs.h
arc_farm_arc0_dup_eng_axuser_regs.h
arc_farm_arc0_dup_eng_regs.h
arc_farm_kdma_ctx_axuser_masks.h
arc_farm_kdma_ctx_axuser_regs.h
arc_farm_kdma_ctx_masks.h
arc_farm_kdma_ctx_regs.h
arc_farm_kdma_kdma_cgm_regs.h
arc_farm_kdma_masks.h
arc_farm_kdma_regs.h
c
cpu_if_regs.h
d
dcore0_dec0_cmd_masks.h
dcore0_dec0_cmd_regs.h
dcore0_edma0_core_ctx_axuser_regs.h
dcore0_edma0_core_ctx_regs.h
dcore0_edma0_core_masks.h
dcore0_edma0_core_regs.h
dcore0_edma0_qm_arc_aux_regs.h
dcore0_edma0_qm_axuser_nonsecured_regs.h
dcore0_edma0_qm_cgm_regs.h
dcore0_edma0_qm_masks.h
dcore0_edma0_qm_regs.h
dcore0_edma1_core_ctx_axuser_regs.h
dcore0_edma1_qm_axuser_nonsecured_regs.h
dcore0_hmmu0_mmu_masks.h
dcore0_hmmu0_mmu_regs.h
dcore0_hmmu0_stlb_masks.h
dcore0_hmmu0_stlb_regs.h
dcore0_mme_acc_regs.h
dcore0_mme_ctrl_lo_arch_agu_cout0_master_regs.h
dcore0_mme_ctrl_lo_arch_agu_cout0_slave_regs.h
dcore0_mme_ctrl_lo_arch_agu_cout1_master_regs.h
dcore0_mme_ctrl_lo_arch_agu_cout1_slave_regs.h
dcore0_mme_ctrl_lo_arch_agu_in0_master_regs.h
dcore0_mme_ctrl_lo_arch_agu_in0_slave_regs.h
dcore0_mme_ctrl_lo_arch_agu_in1_master_regs.h
dcore0_mme_ctrl_lo_arch_agu_in1_slave_regs.h
dcore0_mme_ctrl_lo_arch_agu_in2_master_regs.h
dcore0_mme_ctrl_lo_arch_agu_in2_slave_regs.h
dcore0_mme_ctrl_lo_arch_agu_in3_master_regs.h
dcore0_mme_ctrl_lo_arch_agu_in3_slave_regs.h
dcore0_mme_ctrl_lo_arch_agu_in4_master_regs.h
dcore0_mme_ctrl_lo_arch_agu_in4_slave_regs.h
dcore0_mme_ctrl_lo_arch_base_addr_regs.h
dcore0_mme_ctrl_lo_arch_non_tensor_end_regs.h
dcore0_mme_ctrl_lo_arch_non_tensor_start_regs.h
dcore0_mme_ctrl_lo_arch_tensor_a_regs.h
dcore0_mme_ctrl_lo_arch_tensor_b_regs.h
dcore0_mme_ctrl_lo_arch_tensor_cout_regs.h
dcore0_mme_ctrl_lo_masks.h
dcore0_mme_ctrl_lo_mme_axuser_regs.h
dcore0_mme_ctrl_lo_regs.h
dcore0_mme_qm_arc_acp_eng_regs.h
dcore0_mme_qm_arc_aux_regs.h
dcore0_mme_qm_arc_dup_eng_axuser_regs.h
dcore0_mme_qm_arc_dup_eng_regs.h
dcore0_mme_qm_axuser_nonsecured_regs.h
dcore0_mme_qm_axuser_secured_regs.h
dcore0_mme_qm_cgm_regs.h
dcore0_mme_qm_regs.h
dcore0_mme_sbte0_masks.h
dcore0_mme_sbte0_mstr_if_axuser_regs.h
dcore0_mme_wb0_mstr_if_axuser_regs.h
dcore0_rtr0_ctrl_regs.h
dcore0_rtr0_mstr_if_rr_prvt_hbw_regs.h
dcore0_rtr0_mstr_if_rr_prvt_lbw_regs.h
dcore0_rtr0_mstr_if_rr_shrd_hbw_regs.h
dcore0_rtr0_mstr_if_rr_shrd_lbw_regs.h
dcore0_sync_mngr_glbl_masks.h
dcore0_sync_mngr_glbl_regs.h
dcore0_sync_mngr_mstr_if_axuser_masks.h
dcore0_sync_mngr_mstr_if_axuser_regs.h
dcore0_sync_mngr_objs_masks.h
dcore0_sync_mngr_objs_regs.h
dcore0_tpc0_cfg_axuser_regs.h
dcore0_tpc0_cfg_kernel_regs.h
dcore0_tpc0_cfg_kernel_tensor_0_regs.h
dcore0_tpc0_cfg_masks.h
dcore0_tpc0_cfg_qm_regs.h
dcore0_tpc0_cfg_qm_sync_object_regs.h
dcore0_tpc0_cfg_qm_tensor_0_regs.h
dcore0_tpc0_cfg_regs.h
dcore0_tpc0_cfg_special_regs.h
dcore0_tpc0_eml_busmon_0_regs.h
dcore0_tpc0_eml_etf_regs.h
dcore0_tpc0_eml_funnel_regs.h
dcore0_tpc0_eml_spmu_regs.h
dcore0_tpc0_eml_stm_regs.h
dcore0_tpc0_qm_arc_aux_regs.h
dcore0_tpc0_qm_axuser_nonsecured_regs.h
dcore0_tpc0_qm_cgm_regs.h
dcore0_tpc0_qm_regs.h
dcore0_vdec0_brdg_ctrl_axuser_dec_regs.h
dcore0_vdec0_brdg_ctrl_axuser_msix_abnrm_regs.h
dcore0_vdec0_brdg_ctrl_axuser_msix_l2c_regs.h
dcore0_vdec0_brdg_ctrl_axuser_msix_nrm_regs.h
dcore0_vdec0_brdg_ctrl_axuser_msix_vcd_regs.h
dcore0_vdec0_brdg_ctrl_masks.h
dcore0_vdec0_brdg_ctrl_regs.h
dcore0_vdec0_ctrl_special_regs.h
dcore1_mme_ctrl_lo_regs.h
dcore1_sync_mngr_glbl_regs.h
dcore3_mme_ctrl_lo_regs.h
g
gaudi2_blocks_linux_driver.h
gaudi2_regs.h
n
nic0_qm0_cgm_regs.h
nic0_qm0_regs.h
nic0_qm_arc_aux0_regs.h
nic0_qpc0_regs.h
nic0_umr0_0_completion_queue_ci_1_regs.h
nic0_umr0_0_unsecure_doorbell0_regs.h
p
pcie_aux_regs.h
pcie_dbi_regs.h
pcie_dec0_cmd_masks.h
pcie_dec0_cmd_regs.h
pcie_vdec0_brdg_ctrl_axuser_dec_regs.h
pcie_vdec0_brdg_ctrl_axuser_msix_abnrm_regs.h
pcie_vdec0_brdg_ctrl_axuser_msix_l2c_regs.h
pcie_vdec0_brdg_ctrl_axuser_msix_nrm_regs.h
pcie_vdec0_brdg_ctrl_axuser_msix_vcd_regs.h
pcie_vdec0_brdg_ctrl_masks.h
pcie_vdec0_brdg_ctrl_regs.h
pcie_vdec0_ctrl_special_regs.h
pcie_wrap_regs.h
pcie_wrap_special_regs.h
pdma0_core_ctx_axuser_regs.h
pdma0_core_ctx_regs.h
pdma0_core_masks.h
pdma0_core_regs.h
pdma0_core_special_masks.h
pdma0_qm_arc_aux_regs.h
pdma0_qm_axuser_nonsecured_regs.h
pdma0_qm_axuser_secured_regs.h
pdma0_qm_cgm_regs.h
pdma0_qm_masks.h
pdma0_qm_regs.h
pdma1_core_ctx_axuser_regs.h
pdma1_qm_axuser_nonsecured_regs.h
pmmu_hbw_stlb_masks.h
pmmu_hbw_stlb_regs.h
pmmu_pif_regs.h
psoc_etr_masks.h
psoc_etr_regs.h
psoc_global_conf_masks.h
psoc_global_conf_regs.h
psoc_reset_conf_masks.h
psoc_reset_conf_regs.h
psoc_timestamp_regs.h
r
rot0_desc_regs.h
rot0_masks.h
rot0_qm_arc_aux_regs.h
rot0_qm_axuser_nonsecured_regs.h
rot0_qm_cgm_regs.h
rot0_qm_regs.h
rot0_regs.h
x
xbar_edge_0_regs.h
xbar_mid_0_regs.h
